Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

Wyszukujesz frazę "low-power" wg kryterium: Temat


Tytuł:
A Low-Power Autonomous Sensor Module for Biomedical Applications
Autorzy:
Sondej, T.
Maciejewski, M.
Powiązania:
https://bibliotekanauki.pl/articles/114430.pdf
Data publikacji:
2016
Wydawca:
Stowarzyszenie Inżynierów i Techników Mechaników Polskich
Tematy:
low-power
sensor
biomedical application
Opis:
The paper presents the construction of an energy-efficient, stand-alone measurement module, designed for use in biomedical applications. The paper discusses the use of an algorithm implementing the acquisition and processing of data, whose main objective was to minimize energy consumption. For the construction of the measuring module, there are used a microcontroller with Cortex-M4F core and two external digital sensor systems: (1) analog-front-end circuit, designed to measure the ECG signal, and (2) a 3-axis system of an integrated accelerometer, gyroscope and magnetometer, made in MEMS technology. In order to minimize the energy consumption, the solutions proposed include dynamic frequency management, the introduction of sleep modes, and the use of selected hardware features of the microcontroller. The proposed techniques and algorithms are implemented to measure the ECG signal at a sampling rate of 250 Hz. Experimental studies of the sensor module constructed were carried out. As a result of the energy saving techniques used, the working time of the device was extended by more than 6 times.
Źródło:
Measurement Automation Monitoring; 2016, 62, 6; 206-208
2450-2855
Pojawia się w:
Measurement Automation Monitoring
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A - 5 dBm 400MHz OOK Transmitter for Wireless Medical Application
Autorzy:
Yousefi, M.
Koozehkanani, Z. D.
Jangi, H.
Nasirzadeh, N.
Sobhi, J.
Powiązania:
https://bibliotekanauki.pl/articles/226054.pdf
Data publikacji:
2014
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
transmitter
power amplifier
on-off keying
low power
Opis:
A 400 MHz high efficiency transmitter for wireless medical application is presented in this paper. Transmitter architecture with high-energy efficiencies is proposed to achieve high data rate with low power consumption. In the on-off keying transmitters, the oscillator and power amplifier are turned off when the transmitter sends 0 data. The proposed class-e power amplifier has high efficiency for low level output power. The proposed on-off keying transmitter consumes 1.52 mw at-5 dBm output by 40 Mbps data rate and energy consumption 38 pJ/bit. The proposed transmitter has been designed in 0.18μm CMOS technology.
Źródło:
International Journal of Electronics and Telecommunications; 2014, 60, 2; 193-198
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Design of Low–power 4-bit Flash ADC Using Multiplexer Based Encoder in 90nm CMOS Process
Autorzy:
Shylu Sam, D. S.
Sam Paul, P.
Jeba Jingle, Diana
Mano Paul, P.
Samuel, Judith
Reshma, J.
Sudeepa, P. Sarah
Evangeline, G.
Powiązania:
https://bibliotekanauki.pl/articles/2124770.pdf
Data publikacji:
2022
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
flash ADC
low power
dynamic comparator
encoder
Opis:
This work describes a 4-bit Flash ADC with low power consumption. The performance metrics of a Flash ADC depend on the kind of comparator and encoder used. Hence openloop comparator and mux-based encoder are used to obtain improved performance. Simulation results show that the simulated design consumes 0.265mW of power in 90nm CMOS technology using cadence-virtuoso software. The circuit operates with an operating frequency of 100MHz and a supply voltage of 1V.
Źródło:
International Journal of Electronics and Telecommunications; 2022, 68, 3; 565--570
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A Modified Signal Feed-Through Pulsed Flip-Flop for Low Power Applications
Autorzy:
Panahifar, E.
Hassanzadeh, A.
Powiązania:
https://bibliotekanauki.pl/articles/226160.pdf
Data publikacji:
2017
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
low power
pulsed flip-flop
delay
leakage power
dynamic power
Opis:
In this paper a modified signal feed-through pulsed flip-flop has been presented for low power applications. Signal feed-through flip-flop uses a pass transistor to feed input data directly to the output. Feed through transistor and feedback signals have been modified for delay, static and dynamic power reduction. HSPICE simulation shows 22% reduction in leakage power and 8% of dynamic power. Delay has been reduced by 14% using TSMC 90nm technology parameters. The proposed pulsed flip-flop has the lowest PDP (Power Delay Product) among other pulsed flip-flops discussed.
Źródło:
International Journal of Electronics and Telecommunications; 2017, 63, 3; 241-246
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A 2.3-dB NF CMOS low voltage LNA optimized for medical applications at 600MHz
Autorzy:
Borrego, R
Powiązania:
https://bibliotekanauki.pl/articles/397807.pdf
Data publikacji:
2013
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
DTMOS
balun
low voltage
low power
niskie napięcie
mała moc
Opis:
In this paper it is presented a balun LNA, with voltage gain control that combines a common-gate and common-source stage, in which transistors biased in triode region replace the resistive loads. This last approach in conjunction with a dynamic threshold reduction technique allows a low supply voltage operation. Furthermore, a significant chip area reduction can be exploited by adopting an inductor-less configuration. Simulations results with a 130 nm CMOS technology show that the gain is up to 19.3 dB and the NF is below 2.3 dB. The total dissipation is 4 mW, leading to an FOM of 2.26 for 0.6 V supply.
Źródło:
International Journal of Microelectronics and Computer Science; 2013, 4, 3; 87-91
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Implementation of Bulk-Driven current differencing transconductance amplifier (BD-CDTA)
Autorzy:
Shaktour, M. A.
Powiązania:
https://bibliotekanauki.pl/articles/376266.pdf
Data publikacji:
2015
Wydawca:
Politechnika Poznańska. Wydawnictwo Politechniki Poznańskiej
Tematy:
Bulk-Driven transistors
Low-voltage
Low-power CDTA
PSpice simulation
Opis:
This paper presents a new high performance Bulk-Driven current differencing transconductance amplifier (BD-CDTA), a recently reported active element, especially suitable for analog signal processing applications. The proposed BD-CDTA provides high output impedances at port Z and X, excellent input/output current tracking. The proposed BD-CDTA circuit operates at supply voltages of ± 0.6V. PSPICE simulation results using TSMC 0.18 μm CMOS process model are included to verify the expected values.
Źródło:
Poznan University of Technology Academic Journals. Electrical Engineering; 2015, 84; 145-151
1897-0737
Pojawia się w:
Poznan University of Technology Academic Journals. Electrical Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Design of Low Power Low Voltage Bulk Driven Operational Transconductance Amplifier (BD-OTA)
Autorzy:
Shaktour, M. A.
Powiązania:
https://bibliotekanauki.pl/articles/377604.pdf
Data publikacji:
2014
Wydawca:
Politechnika Poznańska. Wydawnictwo Politechniki Poznańskiej
Tematy:
Bulk-driven transistors
low-voltage
low-power OTA
PSpice simulation
Opis:
Operational Transconductance Amplifier (OTA) is one of the most significant building-blocks in integrated continuous-time filters. Here we design Low Power Low Voltage Bulk Driven OTA with a new concept of high-linearity OTA with controllable Transconductance is proposed. The OTA is simulated in a standard TSMC 0.18 mm CMOS process with a 0.6 V supply voltage.
Źródło:
Poznan University of Technology Academic Journals. Electrical Engineering; 2014, 80; 63-69
1897-0737
Pojawia się w:
Poznan University of Technology Academic Journals. Electrical Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
FSM state merging for low power
Autorzy:
Salauyou, V.
Powiązania:
https://bibliotekanauki.pl/articles/114448.pdf
Data publikacji:
2015
Wydawca:
Stowarzyszenie Inżynierów i Techników Mechaników Polskich
Tematy:
finite state machine
low power
merging
internal states
Opis:
A method of finite state machine (FSM) minimization for low power by merging FSM internal states is considered. The general algorithm for the minimization of FSM power consumption by means of merging two states is presented. The algorithm of the merging possibility of two states and the actual algorithm merging of two states for incompletely specified Mealy FSMs are given. In the conclusions, the possible directions of development of this approach are specified.
Źródło:
Measurement Automation Monitoring; 2015, 61, 7; 337-339
2450-2855
Pojawia się w:
Measurement Automation Monitoring
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Intravascular low-power laser illumination through special fiber diffusers
Autorzy:
Bereś-Pawlik, E.
Derkacz, A.
Powiązania:
https://bibliotekanauki.pl/articles/200107.pdf
Data publikacji:
2011
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
coronary angioplasty
restenosis
photostimulation
low-power laser radiation
Opis:
This paper presents the method of intravascular endothelial cell illumination with low-power laser radiation. Some special instruments were prepared, including designed fiber diffusers. The technical parameters of the set-up and the results of arterial system treatment with illumination instruments are presented.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2011, 59, 4; 441-443
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Design and Noise Analysis of a Novel Auto-Zeroing Structure for Continuous-Time Instrumentation Amplifiers
Autorzy:
Maréchal, S.
Nys, O.
Krummenacher, F.
Chevroulet, M.
Kayal, M.
Powiązania:
https://bibliotekanauki.pl/articles/226106.pdf
Data publikacji:
2013
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
front-end
instrumentation amplifier
low-noise
low power
chopper
auto-zero
Opis:
This paper introduces a low-noise, low-power amplifier for high-impedance sensors. An innovative circuit using an auto-zeroed architecture combined with frequency modulation to reject offset and low-frequency noise is proposed and analysed. Special care was given to avoid broadband noise aliasing and chopping in the signal path, and to minimize both the resulting equivalent input offset voltage and equivalent input biasing current. The theoretical noise analysis of the proposed topology covers most of the noise sources of the circuit. Simulations show that the input-referred noise level of the circuit is 13.4nV/√Hz for a power consumption of 85µA with a power supply from 1.8V to 3.6V.
Źródło:
International Journal of Electronics and Telecommunications; 2013, 59, 4; 397-404
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A 400 fJ per-cycle frequency reference for internet of things
Autorzy:
Coustans, M.
Krummenacher, F.
Terrier, C.
Kayal, M.
Powiązania:
https://bibliotekanauki.pl/articles/397716.pdf
Data publikacji:
2016
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
time reference
supply voltage insensitivity
temperature insensitivity
ultra-low power
always on domain optimization
odniesienie czasowe
napięcie zasilające
ultra low power
Opis:
This work presents an ultra-low power oscillator designed to target different contexts, such as crystal-assisted timekeeping, reference oscillator to optimize the always on domain of a microcontroller or wake-up timer. This oscillator enables ultralow power operation in 0.18 μm CMOS technology; the core oscillator consumes 2.5 nW at room temperature, with a temperature stability of 14 ppm/°C [-40°C - 60°C] and 0.07 %/V supply sensitivity.
Źródło:
International Journal of Microelectronics and Computer Science; 2016, 7, 2; 41-46
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Wearable biosensing: signal processing and communication architectures issues
Autorzy:
Celka, P.
Vetter, R.
Renevey, P.
Verjus, C.
Neuman, V.
Luprano, J.
Decotignie, J. D.
Piguet, C.
Powiązania:
https://bibliotekanauki.pl/articles/309491.pdf
Data publikacji:
2005
Wydawca:
Instytut Łączności - Państwowy Instytut Badawczy
Tematy:
wearable sensors
wireless BAN
biosignal processing
low-power DSP
Opis:
Long-term monitoring of human vital signs is becoming one of the most important fields of research of biomedical engineering. In order to achieve weeks to months of monitoring, new strategies for sensing, conditioning, processing and communication have to be developed. Several strategies are emerging and show different possible architectures. This paper essentially focuses on issues in wearable biosignal processing and communication architecture currently running at the Swiss Center for Electronics and Microtechnology (CSEM) in the framework of several European projects.
Źródło:
Journal of Telecommunications and Information Technology; 2005, 4; 90-104
1509-4553
1899-8852
Pojawia się w:
Journal of Telecommunications and Information Technology
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Weryfikacja czasów obliczeń heurystycznych algorytmów redukcji poboru mocy układów cyfrowych CMOS
Computational time verification of heuristic algorithms forlIow power design of CMOSs circuits
Autorzy:
Szcześniak, W.
Powiązania:
https://bibliotekanauki.pl/articles/268918.pdf
Data publikacji:
2008
Wydawca:
Politechnika Gdańska. Wydział Elektrotechniki i Automatyki
Tematy:
redukcja poboru mocy
cyfrowe układy CMOS
heurystyczne algorytmy redukcji poboru mocy
low power design
digital CMOS circuits
heuristic low power design algorithms
Opis:
W pracy zaprezentowano przeprowadzoną komputerową weryfikację czasów obliczeń piętnastu nowoutworzonych algorytmów heurystycznych dla potrzeb redukcji poboru mocy cyfrowych układów CMOS. W zrealizowanych badaniach eksperymentalnych wykorzystano ogólnodostępne przykłady testowe ISCAS, zaczerpnięte z laboratorium CBL. Uzyskane wyniki pozwalają na akceptację nowoopracowanych algorytmów redukcji poboru mocy układów CMOS z punktu widzenia ich złożoności obliczeniowej.
This paper presents a computer verification of computational complexity of 15 newly elaborated heuristic algorithmsfor low power design of digital CMOS circuits. The verified algorithms were tested against a set of commonly available ISCAS benchmarks from CBL laboratory. The computational complexities of the tested heuristic algorithms were verified experimentally.
Źródło:
Zeszyty Naukowe Wydziału Elektrotechniki i Automatyki Politechniki Gdańskiej; 2008, 25; 151-154
1425-5766
2353-1290
Pojawia się w:
Zeszyty Naukowe Wydziału Elektrotechniki i Automatyki Politechniki Gdańskiej
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Arc to Glow Transition for Using DC Low Power Switches in Low Voltage Electric Grids
Autorzy:
Wisniewski, G.
Powiązania:
https://bibliotekanauki.pl/articles/1202499.pdf
Data publikacji:
2017
Wydawca:
Politechnika Wrocławska. Oficyna Wydawnicza Politechniki Wrocławskiej
Tematy:
switching arc DC
low voltage
low power installation
arc-to-glow transition
Opis:
This paper presents and discusses results of analysis and investigations of arc to glow transformation phenomenon at contact opening, under DC inductive loads of low power (≤10 J) and low voltage (≤250 V). The proportion in duration of arcing and glowing is investigated in dependence on current and voltage value, contact material properties. The transition phenomenon is analyzed by means of fast photography and emission spectroscopy to complete the study. On the basis of investigated results the conclusions about the possibility of control of the arc to glow transformation for practical use in DC low voltage and low power electrical grids are formulated.
Źródło:
Present Problems of Power System Control; 2017, 8; 31-40
2084-2201
Pojawia się w:
Present Problems of Power System Control
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Low-Power High-Speed Double Gate 1-bit Full Adder Cell
Autorzy:
Kumar, R.
Roy, S.
Bhunia, C. T.
Powiązania:
https://bibliotekanauki.pl/articles/226653.pdf
Data publikacji:
2016
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
low-power full-adder
low-power CMOS design
multiplexer based full-adder design
multi-threshold voltage based full-adder design
pass transmission logic
Opis:
In this paper, we proposed an efficient full adder circuit using 16 transistors. The proposed high-speed adder circuit is able to operate at very low voltage and maintain the proper output voltage swing and also balance the power consumption and speed. Proposed design is based on CMOS mixed threshold voltage logic (MTVL) and implemented in 180nm CMOS technology. In the proposed technique the most time-consuming and power consuming XOR gates and multiplexer are designed using MTVL scheme. The maximum average power consumed by the proposed circuit is 6.94μW at 1.8V supply voltage and frequency of 500 MHz, which is less than other conventional methods. Power, delay, and area are optimized by using pass transistor logic and verified using the SPICE simulation tool at desired broad frequency range. It is also observed that the proposed design may be successfully utilized in many cases, especially whenever the lowest power consumption and delay are aimed.
Źródło:
International Journal of Electronics and Telecommunications; 2016, 62, 4; 329-334
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł

Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies