- Tytuł:
- Exploring Processor Parallelism: Estimation Methods and Optimization Strategies
- Autorzy:
-
Jordans, R
Corvino, R
Jóźwiak, L.
Corporaal, H - Powiązania:
- https://bibliotekanauki.pl/articles/398016.pdf
- Data publikacji:
- 2013
- Wydawca:
- Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
- Tematy:
-
automatyzacja projektowania
very long instruction word
VLIW
design automation
parallelism estimation - Opis:
- Automatic optimization of application-specific instruction-set processor (ASIP) architectures mostly focuses on the internal memory hierarchy design, or the extension of reduced instruction-set architectures with complex custom operations. This paper focuses on very long instruction word (VLIW) architectures and, more specifically, on automating the selection of an application specific VLIW issue-width. The issue- width selection strongly influences all the important processor properties (e.g. processing speed, silicon area, and power consumption). Therefore, an accurate and efficient issue-width estimation and optimization are some of the most important aspects of VLIW ASIP design. In this paper, we first compare different methods for the estimation of required the issue-width, and subsequently introduce a new force-based parallelism estimation method which is capable of estimating the required issue-width with only 3% error on average. Furthermore, we present and compare two techniques for estimating the required issue-width of software pipelined loop kernels and show that a simple utilization-based measure provides an error margin of less than 1% on average.
- Źródło:
-
International Journal of Microelectronics and Computer Science; 2013, 4, 2; 55-64
2080-8755
2353-9607 - Pojawia się w:
- International Journal of Microelectronics and Computer Science
- Dostawca treści:
- Biblioteka Nauki
Artykuł