Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

English (EN)·Polski (PL)·Yкраїнський (UK)
Przejdź do strony domowej biblioteki Centralna Biblioteka Wojskowa Link otwiera się w nowym oknie Logo biblioteki Prolib Integro - strona głównaCentralna Biblioteka Wojskowa

Wyszukujesz frazę "ultra-low power" wg kryterium: Temat

  Lista filtrów
Wyrównaj
    Wyświetlanie 1-6 z 6
    Tytuł:
    A 400 fJ per-cycle frequency reference for internet of things
    Autorzy:
    Coustans, M.
    Krummenacher, F.
    Terrier, C.
    Kayal, M.
    Powiązania:
    https://bibliotekanauki.pl/articles/397716.pdf
    Data publikacji:
    2016
    Wydawca:
    Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
    Tematy:
    time reference
    supply voltage insensitivity
    temperature insensitivity
    ultra-low power
    always on domain optimization
    odniesienie czasowe
    napięcie zasilające
    ultra low power
    Opis:
    This work presents an ultra-low power oscillator designed to target different contexts, such as crystal-assisted timekeeping, reference oscillator to optimize the always on domain of a microcontroller or wake-up timer. This oscillator enables ultralow power operation in 0.18 μm CMOS technology; the core oscillator consumes 2.5 nW at room temperature, with a temperature stability of 14 ppm/°C [-40°C - 60°C] and 0.07 %/V supply sensitivity.
    Źródło:
    International Journal of Microelectronics and Computer Science; 2016, 7, 2; 41-46
    2080-8755
    2353-9607
    Pojawia się w:
    International Journal of Microelectronics and Computer Science
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Double-gate MOSFET Model Implemented in Verilog-AMS Language for the Transient Simulation and the Configuration of Ultra Low-power Analog Circuits
    Autorzy:
    Smaani, Billel
    Meraihi, Yacin
    Nafa, Fares
    Benlatreche, Mohamed Salah
    Akroum, Hamza
    Latreche, Saida
    Powiązania:
    https://bibliotekanauki.pl/articles/2055208.pdf
    Data publikacji:
    2021
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    double-gate MOSFET
    compact model
    ultra low power analog circuits
    Opis:
    This paper deals with the implementation of a DC and AC double-gate MOSFET compact model in the Verilog-AMS language for the transient simulation and the configuration of ultra low-power analog circuits. The Verilog-AMS description of the proposed model is inserted in SMASH circuit simulator for the transient simulation and the configuration of the Colpitts oscillator, the common-source amplifier, and the inverter. The proposed model has the advantages of being simple and compact. It was validated using TCAD simulation results of the same transistor realized with Silvaco Software.
    Źródło:
    International Journal of Electronics and Telecommunications; 2021, 67, 4; 609--614
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Selected hardware solutions used in the process of monitoring bioparameters
    Autorzy:
    Michnik, A.
    Szczurek, Z.
    Szuster, B.
    Kubik, B.
    Kowalski, P.
    Powiązania:
    https://bibliotekanauki.pl/articles/397967.pdf
    Data publikacji:
    2016
    Wydawca:
    Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
    Tematy:
    body area networks
    telemedicine
    ultra-low power
    inductive charging
    ECG
    GSR
    Bluetooth Low Energy
    BioSip
    sieć sensorowa na powierzchni ciała
    telemedycyna
    ultra low power
    ładowanie indukcyjne
    EKG
    Opis:
    The paper presents the idea behind the implementation of a system designed to monitor biomedical parameters and the subject's behaviour on the basis of the architecture of measurement modules located on the body. The system was developed as a result of market launch of new generations of electronic devices combining high functionality, small size and low power consumption. The paper presents the elements of the system called BioSip, along with hardware solutions selected for the objectives to be accomplished, i.e. providing communication between system elements that would be efficient and resistant to artefacts, extending the time of operation for battery power supply, as well as ensuring a satisfactory level of reliability and ease of use.
    Źródło:
    International Journal of Microelectronics and Computer Science; 2016, 7, 1; 26-32
    2080-8755
    2353-9607
    Pojawia się w:
    International Journal of Microelectronics and Computer Science
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Design of an Ultra-Low Power CT Σ∆ A/D Modulator in 65nm CMOS for Cardiac Pacemakers: From System Synthesis to Circuit Implementation
    Autorzy:
    Wang, Y.
    Cai, H.
    Powiązania:
    https://bibliotekanauki.pl/articles/226202.pdf
    Data publikacji:
    2014
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    cardiac pacemaker
    CMOS
    ultra-low power
    analogue-to-digital
    Sigma-Delta modulation
    continuous-time
    Opis:
    A high performance, ultra-low power, fully differentia 2nd-order continuous-time Σ∆ analogue-to-digital modulator for cardiac pacemakers is presented in this paper. The entire design procedure is described in detail from the high-level system synthesis in both discrete and continuous-time domain, to the low-level circuit implementation of key functional blocks of the modulator. The power consumption of the designed modulator is rated at 182nA from a 1.2V power supply, meeting the ultra-low power requirement of the cardiac pacemaker applications. A 65nm CMOS technology is employed to implement the Σ∆ modulator. The modulator achieves a simulated SNR of 53.8dB over a 400 Hz signal bandwidth, with 32KHz sampling frequency and an oversampling ratio of 40. The active area of the modulator is 0.45×0.50mm².
    Źródło:
    International Journal of Electronics and Telecommunications; 2014, 60, 1; 109-115
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Ultra Low Power Design for Digital CMOS Circuits Operating Near Threshold
    Autorzy:
    Kalra, S.
    Bhattacharyya, A. B.
    Powiązania:
    https://bibliotekanauki.pl/articles/226500.pdf
    Data publikacji:
    2017
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    energy efficiency
    ultra-low power
    EKV
    minimum energy point
    minimum delay point temperature to time generator
    Opis:
    Circuits operating in the subthreshold region are synonymous to low energy operation. However, the penalty in performance is colossal. In this paper, we investigate how designing in moderate inversion region recuperates some of that lost performance, while remaining very near to the minimum energy point. An α power based minimum energy delay modeling that is continuous over the weak, moderate, and strong inversion regions is presented. The value of α is obtained through interpolation following EKV model. The effect of supply voltage and device sizing on the minimum energy and performance is determined. The proposed model is utilized to design a temperature to time generator at 32nm technology node as the application of the proposed model. The abstract goes here.
    Źródło:
    International Journal of Electronics and Telecommunications; 2017, 63, 4; 369-374
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Advanced compact modeling of the deep submicron technologies
    Autorzy:
    Grabiński, W.
    Bucher, M.
    Sallese, J.-M.
    Krummenacher, F.
    Powiązania:
    https://bibliotekanauki.pl/articles/309312.pdf
    Data publikacji:
    2000
    Wydawca:
    Instytut Łączności - Państwowy Instytut Badawczy
    Tematy:
    ultra deep submicron (UDSM) technology
    compact modeling
    EKV MOS transistor model
    MOSFET
    matching
    low power
    RF applications
    Opis:
    The technology of CMOS large-scale integrated circuits (LSI's) achieved remarkable advances over last 25 year and the progress is expected to continue well into the next century. The progress has been driven by the downsizing of the active devices such as MOSFETs. Approaching these dimensions, MOSFET characteristics cannot be accurately predicted using classical modeling methods currently used in the most common MOSFET models such as BSIM, MM9 etc, without introducing large number of empirical parameters. Various physical effects that needed to be considered while modeling UDSM devices: quantization of the inversion layer, mobility degradation, carrier velocity saturation and overshoot, polydepletion effects, bias dependent source/drain resistances and capacitances, vertical and lateral doping profiles, etc. In this paper, we will discuss the progress in the CMOS technology and the anticipated difficulties of the sub-0.25 žm LSI downsizing. Subsequently, basic MOSFET modeling methodologies that are more appropriate for UDSM MOSFETs will be presented as well. The advances in compact MOSFET devices will be illustrated using application examples of the EPFL EKV model
    Źródło:
    Journal of Telecommunications and Information Technology; 2000, 3-4; 31-42
    1509-4553
    1899-8852
    Pojawia się w:
    Journal of Telecommunications and Information Technology
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
      Wyświetlanie 1-6 z 6

      Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies