Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

English (EN)·Polski (PL)·Yкраїнський (UK)
Przejdź do strony domowej biblioteki Centralna Biblioteka Wojskowa Link otwiera się w nowym oknie Logo biblioteki Prolib Integro - strona głównaCentralna Biblioteka Wojskowa

Wyszukujesz frazę "phasor estimation" wg kryterium: Temat

  Lista filtrów
Wyrównaj
    Wyświetlanie 1-4 z 4
    Tytuł:
    Fir Filters Compliant with the IEEE Standard for M Class PMU
    Autorzy:
    Duda, K.
    Zieliński, T. P.
    Powiązania:
    https://bibliotekanauki.pl/articles/221798.pdf
    Data publikacji:
    2016
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    phasor estimation
    Phasor Measurement Unit
    FIR filter
    cosine window
    flat-top window
    Opis:
    In this paper it is shown that M class PMU (Phasor Measurement Unit) reference model for phasor estimation recommended by the IEEE Standard C37.118.1 with the Amendment 1 is not compliant with the Standard. The reference filter preserves only the limits for TVE (total vector error), and exceeds FE (frequency error) and RFE (rate of frequency error) limits. As a remedy we propose new filters for phasor estimation for M class PMU that are fully compliant with the Standard requirements. The proposed filters are designed: 1) by the window method; 2) as flat-top windows; or as 3) optimal min-max filters. The results for all Standard compliance tests are presented, confirming good performance of the proposed filters. The proposed filters are fixed at the nominal frequency, i.e. frequency tracking and adaptive filter tuning are not required, therefore they are well suited for application in lowcost popular PMUs.
    Źródło:
    Metrology and Measurement Systems; 2016, 23, 4; 623-636
    0860-8229
    Pojawia się w:
    Metrology and Measurement Systems
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Wykorzystanie modułu FPGA platformy sprzętowej sbRIO-9602 do obliczania fazora z zastosowaniem DFT
    The use of FPGA module of sbRIO-9602 system for phasor computation with the use of DFT
    Autorzy:
    Barczentewicz, S.
    Nabielec, J.
    Powiązania:
    https://bibliotekanauki.pl/articles/151469.pdf
    Data publikacji:
    2014
    Wydawca:
    Stowarzyszenie Inżynierów i Techników Mechaników Polskich
    Tematy:
    wyznaczanie fazora
    FPGA
    pomiary w systemie elektroenergetycznym
    błędy obliczeniowe
    phasor estimation
    power system measurements
    computational errors
    Opis:
    Praca dotyczy problemu implementacji algorytmu obliczania fazora w jednym układzie scalonym FPGA-SPARTAN, w którym jednocześnie zaimplementowany jest protokół komunikacyjny czasu rzeczywistego dostosowany do PSS (Power Stabilization System). Przedstawione rozwiązanie pozwala na implementację takich obliczeń z możliwie najmniejszą objętością zajmowanych zasobów FPGA i przy jak najmniejszych błędach obliczeniowych. Algorytm obliczeń oparty został o dyskretne przekształcenie Fouriera.
    This work presents a novel approach to implementation of the phasor estimation algorithm using a single FPGA module, with simultaneous communication protocol compatible with Power Stabilization System on it. The presented implementation allows for calculations using as little resources as possible. This paper is organized as follows. In Section 1 the definitions and convention of graphical representation of phasor and synchrophasor (Fig. 1) given by [1] are quoted. Moreover, the definition of discrete Fourier transform is recalled [4], for explanation of its usage in the presented algorithm. In Section 2 the programming environment LabVIEW FPGA and the used instrumentation (sbRIO-9602 platform with FPGA module Xilinx Spartan, ADC converter NI9215E) are described. Furthermore, the proposed algorithm of phasor estimation is presented. Figure 2 shows the simplified block diagram of the designed algorithm. Afterwards, the methodology and results from the conducted tests are listed. Table 1 presents the resources utilization statistics of FPGA, and Table 2 shows the compilation of the test results of computational errors of module and phase estimation. Phasor estimation algorithm is based on DFT computation, and more specifically only one DFT bin is used when sampling frequency and observation length are known. Algorithm uses this fact to minimize demand for FPGA resources. Conducted tests showed that the main problem with obtaining high accuracy of algorithm is limited precision of fixed-point calculations.
    Źródło:
    Pomiary Automatyka Kontrola; 2014, R. 60, nr 3, 3; 141-143
    0032-4140
    Pojawia się w:
    Pomiary Automatyka Kontrola
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Analysis of Synchrophasor Estimatioo Errors
    Autorzy:
    Łukowicz, M.
    Cygan, S.
    Powiązania:
    https://bibliotekanauki.pl/articles/410593.pdf
    Data publikacji:
    2017
    Wydawca:
    Politechnika Wrocławska. Oficyna Wydawnicza Politechniki Wrocławskiej
    Tematy:
    synchrophasor estimation
    dynamic phasor
    Fourier transform
    Taylor Fourier series
    phase locked loop
    dynamic filter
    Opis:
    This papers discusses the analytical analysis of the syochrophasor estimation employed in electrical systems. Short time Fourier trsnsform with the phase locked loop and Taylor Fourier series are analyzed for signals relating to different states which may occor in real power systems. The object is the accurate phasor estimation regardless of the shape of input signal, what for some signal types is cumbersome. As a result of active and reactive power disturbance in a power system, the frequency deviation and amplitude fluctuations may appear in power system signals. As a consequences of short circuits or overvoltages signal changes occur. Ibis leads to unacceptable errors in short time Fourier transform resulting from Fourier transform properties. This paper presents character of occurring errors and their consequences individually for any signal deviation.
    Źródło:
    Present Problems of Power System Control; 2017, 8; 5-22
    2084-2201
    Pojawia się w:
    Present Problems of Power System Control
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Improving state estimation in smart distribution grid using synchrophasor technology: a comparison study
    Autorzy:
    Richter, M.
    Komarnicki, P.
    Hauer, I.
    Powiązania:
    https://bibliotekanauki.pl/articles/141592.pdf
    Data publikacji:
    2018
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    accuracy analysis
    case study
    distribution grid state estimation
    phasor measurement units
    weighted least squares
    Opis:
    Both the growing number of dispersed generation plants and storage systems and the new roles and functions on the demand side (e.g. demand side management) are making the operation (monitoring and control) of electrical grids more complex, especially in distribution. This paper demonstrates how to integrate phasor measurements so that state estimation in a distribution grid profits optimally from the high accuracy of PMUs. Different measurement configurations consisting of conventional and synchronous mea- surement units, each with different fault tolerances for the quality of the calculated system state achieved, are analyzed and compared. Weighted least squares (WLS) algorithms for conventional, linear and hybrid state estimation provide the mathematical method used in this paper. A case study of an 18-bus test grid with real measured PMU data from a 110 kV distribution grid demonstrates the improving of the system’s state variable’s quality by using synchrophasors. The increased requirements, which are the prerequisite for the use of PMUs in the distribution grid, are identified by extensively analyzing the inaccuracy of measurement and subsequently employed to weight the measured quantities.
    Źródło:
    Archives of Electrical Engineering; 2018, 67, 3; 469--483
    1427-4221
    2300-2506
    Pojawia się w:
    Archives of Electrical Engineering
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
      Wyświetlanie 1-4 z 4

      Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies