- Tytuł:
- Ultra Low Power Design for Digital CMOS Circuits Operating Near Threshold
- Autorzy:
-
Kalra, S.
Bhattacharyya, A. B. - Powiązania:
- https://bibliotekanauki.pl/articles/226500.pdf
- Data publikacji:
- 2017
- Wydawca:
- Polska Akademia Nauk. Czytelnia Czasopism PAN
- Tematy:
-
energy efficiency
ultra-low power
EKV
minimum energy point
minimum delay point temperature to time generator - Opis:
- Circuits operating in the subthreshold region are synonymous to low energy operation. However, the penalty in performance is colossal. In this paper, we investigate how designing in moderate inversion region recuperates some of that lost performance, while remaining very near to the minimum energy point. An α power based minimum energy delay modeling that is continuous over the weak, moderate, and strong inversion regions is presented. The value of α is obtained through interpolation following EKV model. The effect of supply voltage and device sizing on the minimum energy and performance is determined. The proposed model is utilized to design a temperature to time generator at 32nm technology node as the application of the proposed model. The abstract goes here.
- Źródło:
-
International Journal of Electronics and Telecommunications; 2017, 63, 4; 369-374
2300-1933 - Pojawia się w:
- International Journal of Electronics and Telecommunications
- Dostawca treści:
- Biblioteka Nauki
Artykuł