Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

English (EN)·Polski (PL)·Yкраїнський (UK)
Przejdź do strony domowej biblioteki Centralna Biblioteka Wojskowa Link otwiera się w nowym oknie Logo biblioteki Prolib Integro - strona głównaCentralna Biblioteka Wojskowa

Wyszukujesz frazę "flash ADC" wg kryterium: Temat

  Lista filtrów
Wyrównaj
    Wyświetlanie 1-4 z 4
    Tytuł:
    Design of Low–power 4-bit Flash ADC Using Multiplexer Based Encoder in 90nm CMOS Process
    Autorzy:
    Shylu Sam, D. S.
    Sam Paul, P.
    Jeba Jingle, Diana
    Mano Paul, P.
    Samuel, Judith
    Reshma, J.
    Sudeepa, P. Sarah
    Evangeline, G.
    Powiązania:
    https://bibliotekanauki.pl/articles/2124770.pdf
    Data publikacji:
    2022
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    flash ADC
    low power
    dynamic comparator
    encoder
    Opis:
    This work describes a 4-bit Flash ADC with low power consumption. The performance metrics of a Flash ADC depend on the kind of comparator and encoder used. Hence openloop comparator and mux-based encoder are used to obtain improved performance. Simulation results show that the simulated design consumes 0.265mW of power in 90nm CMOS technology using cadence-virtuoso software. The circuit operates with an operating frequency of 100MHz and a supply voltage of 1V.
    Źródło:
    International Journal of Electronics and Telecommunications; 2022, 68, 3; 565--570
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    NTC thermistor nonlinearity compensation using Wheatstone bridge and novel dual-stage single-flash piecewise-linear ADC
    Autorzy:
    Jovanović, Jelena
    Denić, Dragan
    Powiązania:
    https://bibliotekanauki.pl/articles/1849001.pdf
    Data publikacji:
    2021
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    comparator count
    dual-stage linearization
    flash ADC
    NTC thermistor
    measurement accuracy
    Wheatstone bridge
    Opis:
    NTC thermistors are frequently used low in cost temperature sensors which provide some of the most desirable sensing features. However, due to the nonlinear static transfer function their sensitivity decreases with temperature increase, causing lower measurement accuracy in some regions of the measurement range. This paper proposes a method for NTC thermistor nonlinearity compensation using a Wheatstone bridge and a novel dual-stage single-flash piecewise-linear ADC. Both conversion stages are performed using the same flash ADC of a novel design based on a reduced number of comparators employed. In this manner, simpler design, lower production costs, higher compactness and lower power consumption of the linearizing ADC, are achieved. The proposed linearizing method is tested on the Vishay NTCLE413E2103F520L thermistor, in the range from 0°C to 100°C, and the obtained results confirmed the effectiveness of the method in measurement accuracy improvement: when the flash ADC of 10-bit resolution is employed the accuracy obtained is 7.4747 ·10-5°C.
    Źródło:
    Metrology and Measurement Systems; 2021, 28, 3; 523-537
    0860-8229
    Pojawia się w:
    Metrology and Measurement Systems
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    NTC thermistor nonlinearity compensation using wheatstone bridge and novel dual-stage single-flash piecewise-linear ADC
    Autorzy:
    Jovanović, Jelena
    Denić, Dragan
    Powiązania:
    https://bibliotekanauki.pl/articles/1849099.pdf
    Data publikacji:
    2021
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    comparator count
    dual-stage linearization
    flash ADC
    NTC thermistor
    measurement accuracy
    Wheatstone bridge
    Opis:
    NTC thermistors are frequently used low in cost temperature sensors which provide some of the most desirable sensing features. However, due to the nonlinear static transfer function their sensitivity decreases with temperature increase, causing lower measurement accuracy in some regions of the measurement range. This paper proposes a method for NTC thermistor nonlinearity compensation using a Wheatstone bridge and a novel dual-stage single-flash piecewise-linear ADC. Both conversion stages are performed using the same flash ADC of a novel design based on a reduced number of comparators employed. In this manner, simpler design, lower production costs, higher compactness and lower power consumption of the linearizing ADC, are achieved. The proposed linearizing method is tested on the Vishay NTCLE413E2103F520L thermistor, in the range from 0°C to 100°C, and the obtained results confirmed the effectiveness of the method in measurement accuracy improvement: when the flash ADC of 10-bit resolution is employed the accuracy obtained is 7.4747 ·10-5°C.
    Źródło:
    Metrology and Measurement Systems; 2021, 28, 3; 523-537
    0860-8229
    Pojawia się w:
    Metrology and Measurement Systems
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    NTC thermistor nonlinearity compensation using Wheatstone bridge and novel dual-stage single-flash piecewise-linear ADC
    Autorzy:
    Jovanović, Jelena
    Denić, Dragan
    Powiązania:
    https://bibliotekanauki.pl/articles/1849139.pdf
    Data publikacji:
    2021
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    comparator count
    dual-stage linearization
    flash ADC
    NTC thermistor
    measurement accuracy
    Wheatstone bridge
    Opis:
    NTC thermistors are frequently used low in cost temperature sensors which provide some of the most desirable sensing features. However, due to the nonlinear static transfer function their sensitivity decreases with temperature increase, causing lower measurement accuracy in some regions of the measurement range. This paper proposes a method for NTC thermistor nonlinearity compensation using a Wheatstone bridge and a novel dual-stage single-flash piecewise-linear ADC. Both conversion stages are performed using the same flash ADC of a novel design based on a reduced number of comparators employed. In this manner, simpler design, lower production costs, higher compactness and lower power consumption of the linearizing ADC, are achieved. The proposed linearizing method is tested on the Vishay NTCLE413E2103F520L thermistor, in the range from 0°C to 100°C, and the obtained results confirmed the effectiveness of the method in measurement accuracy improvement: when the flash ADC of 10-bit resolution is employed the accuracy obtained is 7.4747 ·10-5°C.
    Źródło:
    Metrology and Measurement Systems; 2021, 28, 3; 523-537
    0860-8229
    Pojawia się w:
    Metrology and Measurement Systems
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
      Wyświetlanie 1-4 z 4

      Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies