Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

Wyszukujesz frazę "Khot, Uday" wg kryterium: Autor


Wyświetlanie 1-2 z 2
Tytuł:
Minimizing Delay Using Dynamic Blocking Expanding Ring Search Technique for Ad Hoc Networks
Autorzy:
Mhatre, Kavita
Khot, Uday
Powiązania:
https://bibliotekanauki.pl/articles/1844446.pdf
Data publikacji:
2020
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
AODV
BERS
ERS
BERS+
DBERS
MANET
latency
energy efficiency
routes discovery
Opis:
Energy and latency are the significant Quality of Service parameters of ad hoc networks. Lower latency and limited energy expenditure of nodes in the ad hoc network contributes to a prolonged lifetime of the network. Reactive protocols determine the route to the destination using a route discovery process which results in increased delay and increased energy expenditure. This paper proposes a new technique of route discovery, Dynamic Blocking Expanded Ring Search (DBERS) which minimizes time delay and energy required for route discovery process. DBERS reduces energy expenditure and time delay occurring in the existing route discovery techniques of reactive protocols. The performance of DBERS is simulated with various network topologies by considering a different number of hop lengths. The analytical results of DBERS are validated through conduction of extensive experiments by simulations that consider topologies with varying hop lengths. The analytical and simulated results of DBERS are evaluated and compared with widely used route discovery techniques such as BERS, BERS+. The comparison of results demonstrates that DBERS provides substantial improvement in time efficiency and also minimizes energy consumption.
Źródło:
International Journal of Electronics and Telecommunications; 2020, 66, 4; 723-728
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A Systematic Approach to Determining the Duty Cycle for Regenerative Comparator Used in WSN
Autorzy:
Marathe, Dipak S.
Khot, Uday P.
Powiązania:
https://bibliotekanauki.pl/articles/226998.pdf
Data publikacji:
2019
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
SAR
ADC
WSN
regenerative comparator
metastability
Opis:
A low power regenerative comparator is very useful in Successive Approximation Register (SAR) type Analog to Digital Converter (ADC) for a Wireless Sensor Node (WSN). A regenerative type comparator generates output pulses by comparing input with a reference input. This paper deals with control of a power with an adjustable duty cycle. The regenerative comparator with an adjustable duty cycle and a positive feedback of a latch will help in improving accuracy, speed and also in achieving the less power consumption. The optimum value of a duty cycle is determined with metastability timing constraints. The proposed low power regenerative comparator circuit is designed and simulated by using TSMC 180 nm CMOS technology. The comparator consumes power as low as 298.54 nW with a regenerative time 264 ps at 1 V power supply.
Źródło:
International Journal of Electronics and Telecommunications; 2019, 65, 2; 329-333
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
    Wyświetlanie 1-2 z 2

    Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies