- Tytuł:
- Fault modeling and analysis of short defects in CMOS based reversible circuits
- Autorzy:
-
Amaricai, A.
Boncalo, O. - Powiązania:
- https://bibliotekanauki.pl/articles/398153.pdf
- Data publikacji:
- 2010
- Wydawca:
- Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
- Tematy:
-
odwracalne obwody
modelowanie błędów
testowanie
zwarcie
reversible circuits
fault modeling
testing
short - Opis:
- This paper presents a SPICE based analysis of reversible circuits affected by the short defects: the gate oxide defect and the source-drain defect. The simulations are performed using realistic transistor models (the BSIM4 model) and take into account the resistive nature of the gate oxide and the source drain shorts. We aim at determining dependence between the short's resistance and the output voltage. Furthermore, we analyze the timing characteristics of reversible circuits affected by such faults. The goal is to develop logic and delay fault models for CMOS based reversible gates. This way, Boolean test strategies and logic level fault tolerant mechanisms and strategies can be devised for reversible circuits.
- Źródło:
-
International Journal of Microelectronics and Computer Science; 2010, 1, 2; 175-179
2080-8755
2353-9607 - Pojawia się w:
- International Journal of Microelectronics and Computer Science
- Dostawca treści:
- Biblioteka Nauki
Artykuł