Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

Wyszukujesz frazę "selection level" wg kryterium: Temat


Wyświetlanie 1-3 z 3
Tytuł:
Effects of dietary crude protein on slaughter yield of selected broiler stocks
Autorzy:
Melo, J E
Miquel, M.C.
Mallo, G.
Ciacciariello, M.
Villar, E.
Powiązania:
https://bibliotekanauki.pl/articles/2043626.pdf
Data publikacji:
1999
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
selection level
genetics
slaughter yield
broiler strain
commercial strain
environmental factor
dietary protein
body composition
protein content
Źródło:
Journal of Applied Genetics; 1999, 40, 3; 219-231
1234-1983
Pojawia się w:
Journal of Applied Genetics
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Topological Fragmentation of Medical 3D Surface Mesh Models for Multi-Hierarchy Anatomical Classification
Autorzy:
Zwettler, G. A.
Backfrieder, W.
Powiązania:
https://bibliotekanauki.pl/articles/226172.pdf
Data publikacji:
2015
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
3D surface mesh
functional classification in medicine
multi-hierarchy classification
level of detail
spline-based surface selection
Opis:
High resolution 3D mesh representations of patient anatomy with appendant functional classification are of high importance in the field of clinical education and therapy planning. Thereby, classification is not always possible directly from patient morphology, thus necessitating tool support. In this work a hierarchical mesh data model for multi-hierarchy anatomical classification is introduced, allowing labeling of a patient model according to various medical taxonomies. The classification regions are thereby specified utilizing a spline representation to be placed and deformed by a medical expert at low effort. Furthermore, application of randomized dilation allows conversion of the specified regions on the surface into fragmented and closed sub-meshes, comprising the entire anatomical structure. As proof of concept, the semi-automated classification method is implemented for VTK library and visualization of the multihierarchy anatomical model is validated with OpenGL, successfully extracting sub-meshes of the brain lobes and preparing classification regions according to Brodmann area taxonomy.
Źródło:
International Journal of Electronics and Telecommunications; 2015, 61, 2; 129-136
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
FPGA-based bandwidth selection for kernel density estimation using high level synthesis approach
Autorzy:
Gramacki, A.
Sawerwain, M.
Gramacki, J.
Powiązania:
https://bibliotekanauki.pl/articles/201258.pdf
Data publikacji:
2016
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
FPGA
high level synthesis
kernel density estimation
bandwidth selection
plug-in selector
synteza wysokiego poziomu
jądrowy estymator gęstości
wybór pasma informacyjnego
Opis:
Field-programmable gate arrays (FPGA) technology can offer significantly higher performance at much lower power consumption than is available from single and multicore CPUs and GPUs (graphics processing unit) in many computational problems. Unfortunately, the pure programming for FPGA using hardware description languages (HDL), like VHDL or Verilog, is a difficult and not-trivial task and is not intuitive for C/C++/Java programmers. To bring the gap between programming effectiveness and difficulty, the high level synthesis (HLS) approach is promoted by main FPGA vendors. Nowadays, time-intensive calculations are mainly performed on GPU/CPU architectures, but can also be successfully performed using HLS approach. In the paper we implement a bandwidth selection algorithm for kernel density estimation (KDE) using HLS and show techniques which were used to optimize the final FPGA implementation. We are also going to show that FPGA speedups, comparing to highly optimized CPU and GPU implementations, are quite substantial. Moreover, power consumption for FPGA devices is usually much less than typical power consumption of the present CPUs and GPUs.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2016, 64, 4; 821-829
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
    Wyświetlanie 1-3 z 3

    Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies