Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

Wyszukujesz frazę "Różyc." wg kryterium: Autor


Wyświetlanie 1-5 z 5
Tytuł:
A time interval generator with the STM32 microcontroller
Autorzy:
Sawicki, M.
Różyc, K.
Powiązania:
https://bibliotekanauki.pl/articles/114557.pdf
Data publikacji:
2015
Wydawca:
Stowarzyszenie Inżynierów i Techników Mechaników Polskich
Tematy:
microcontroller
time delay
time-to-digital converter
Opis:
The paper presents a concept of utilization of counter-timer circuits built in popular microcontrollers for generating precise time intervals. The main aim was to generate pulses START and STOP wholly in hardware without using a core of the microcontroller. This enables minimizing the value of time jitter of the generated time intervals and allows the use of remaining resources of the microcontroller freely. The introduced method of generation exploits the possibility of simultaneous synchronization of TIM2 and TIM3 timers from an overloaded TIM1 timer. Dependent timers work in One Pulse Mode. START and STOP signals are generated by PWM channels of individual timers. PWM channels can be configured independently which gives the possibility to generate START and STOP pulses of different polarity and width. Generation of a time interval can be triggered automatically (TIM1) or through one of the inputs of the microcontroller. The implemented generator is characterized by the generated range of time interval from 0 to 100 s and the resolution of 40 ns. The jitter of 100 ps was obtained. The concept is suitable to apply in any microcontroller of the STM32 family. It allows the generation of precise and adjustable delays in the application without the need to significantly expand a hardware part of the device.
Źródło:
Measurement Automation Monitoring; 2015, 61, 7; 296-298
2450-2855
Pojawia się w:
Measurement Automation Monitoring
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Digital-to-Time Converter for pulse train generation based on Look-Up Tables in FPGA
Autorzy:
Kwiatkowski, P.
Różyc, K.
Szplet, R.
Powiązania:
https://bibliotekanauki.pl/articles/114335.pdf
Data publikacji:
2018
Wydawca:
Stowarzyszenie Inżynierów i Techników Mechaników Polskich
Tematy:
Digital-to-Time Converter
time interval generator
programmable delay line
programmable devices
Opis:
A Digital-to-Time Converter (DTC) is presented which allows to generate pulse train with resolution of 250 ps within 32 ns operation range. The converter is implemented in off-the-shelf Spartan-6 Field-Programmable Gate Array (FPGA) device, manufactured by Xilinx in 45 nm CMOS technology. The design is implemented with the use of Look-Up Tables (LUT) as delay elements. “Manual” Place and Route (P&R) process was involved to improve conversion linearity. Developed DTC can be used to improve the functionality of time interval generators.
Źródło:
Measurement Automation Monitoring; 2018, 64, 1; 14-16
2450-2855
Pojawia się w:
Measurement Automation Monitoring
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Parallel data processing in a 3-channel integrated time-interval counter
Autorzy:
Jachna, Z.
Szplet, R.
Kwiatkowski, P.
Różyc, K.
Powiązania:
https://bibliotekanauki.pl/articles/114531.pdf
Data publikacji:
2015
Wydawca:
Stowarzyszenie Inżynierów i Techników Mechaników Polskich
Tematy:
programmable device
time-to-digital converters
interpolating time counters
parallel data processing
Opis:
In this paper, we discuss an issue of parallel data processing in multichannel time interval counters (TICs). Particularly we analyze this problem within the framework of a 3-channel TIC developed for the international project Legal Time Distribution System (LTDS). The TIC provides the high measurement precision (< 15 ps) and wide range (> 1s) that are obtained by combining reference clock period counting with in-period interpolation. A measurement process consists of three main stages: (1) events registration, (2) data processing and (3) data transfer. In the event registration stage all input events are identified and registered with related unique timestamps based on a consistent time scale. To achieve high measurement precision, the stream of timestamps is then processed using actual transfer characteristics of the TIC and offset values of all measurement channels. We describe the concept of parallel data processing and its implementation in a Spartan-6 FPGA device (XC6SLX75, Xilinx).
Źródło:
Measurement Automation Monitoring; 2015, 61, 7; 308-310
2450-2855
Pojawia się w:
Measurement Automation Monitoring
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A multichannel programmable distribution amplifier
Autorzy:
Różyc, K.
Kwiatkowski, P.
Sawicki, M.
Jachna, Z.
Szplet, R.
Powiązania:
https://bibliotekanauki.pl/articles/114493.pdf
Data publikacji:
2015
Wydawca:
Stowarzyszenie Inżynierów i Techników Mechaników Polskich
Tematy:
programmable device
distribution amplifier
Opis:
This paper presents the design, operation and test results of a multichannel programmable distribution amplifier. The distributor is based on a reprogrammable device Spartan-6 FPGA (Xilinx) and is intended to distribute a 10 MHz or 5 MHz frequency reference signal as well as 1 PPS pulses. It is built in a 2U, 19” rack-mount enclosure and is equipped with a single optical and seven electrical inputs, as well as two optical and fourteen electrical outputs The transition time and additive jitter of the distribution amplifier were tested and they did not exceed 14 ns and 4.5 ps RMS (for electrical inputs/outputs), respectively. In the case of optical input/outputs, the results depend on the parameters of converters involved. The values of delays and jitter introduced by the distributor are slightly larger than for dedicated integrated circuits, but the advantage of this solution is the possibility to build signal distributors with a larger number of inputs/outputs and the ease to modify and meet requirements of various applications.
Źródło:
Measurement Automation Monitoring; 2015, 61, 7; 314-316
2450-2855
Pojawia się w:
Measurement Automation Monitoring
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
5 ps Jitter Programmable Time Interval/Frequency Generator
Autorzy:
Kwiatkowski, P.
Różyc, K.
Sawicki, M.
Jachna, Z.
Szplet, R.
Powiązania:
https://bibliotekanauki.pl/articles/221151.pdf
Data publikacji:
2017
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
time interval generator
digital-to-time converter
DDS synthesizer
phase shifting
FPGA
Opis:
A new time interval/frequency generator with a jitter below 5 ps is described. The time interval generation mechanism is based on a phase shifting method with the use of a precise DDS synthesizer. The output pulses are produced in a Spartan-6 FPGA device, manufactured by Xilinx in 45 nm CMOS technology. Thorough tests of the phase shifting in a selected synthesizer are performed. The time interval resolution as low as 0.3 ps is achieved. However, the final resolution is limited to 500 ps to maximize precision. The designed device can be used as a source of high precision reference time intervals or a highly stable square wave signal of frequency up to 50 MHz.
Źródło:
Metrology and Measurement Systems; 2017, 24, 1; 57-68
0860-8229
Pojawia się w:
Metrology and Measurement Systems
Dostawca treści:
Biblioteka Nauki
Artykuł
    Wyświetlanie 1-5 z 5

    Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies