- Tytuł:
- On-chip Parametric Test of R-2R Ladder Digital-to-Analog Converter and Its Efficiency
- Autorzy:
-
Arbet, D.
Stopjakova, V.
Brenkus, J.
Gyepes, G. - Powiązania:
- https://bibliotekanauki.pl/articles/397993.pdf
- Data publikacji:
- 2012
- Wydawca:
- Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
- Tematy:
-
wykrywanie uszkodzeń
uszkodzenie katastroficzne
uszkodzenia parametryczne
test parametryczny
mieszany test sygnału
fault detection
catastrophic faults
parametric faults
on-chip parametric test
mixed-signal test - Opis:
- This paper deals with the investigation of the fault detection in separated parts of a mixed-signal integrated circuit example by implementing parametric test methods. The experimental Circuit Under Test (CUT) consisting of an 8-bit binary-weighted R-2R ladder digital-to-analog converter and additional on-chip test hardware was designed in a standard 0.35 μm CMOS technology. For detection of catastrophic and parametric faults considered in different parts of the CUT, two dedicated parametric test methods: oscillation-based test technique and IDDQ monitoring were used. For the operational amplifier, on-chip and off-chip approaches have been used to compare the efficiency of both approaches in covering catastrophic faults that are hard to detect. For respective converter parts, the excellent fault coverage of 94.21% of hard-detectable faults by the proposed parametric tests was achieved.
- Źródło:
-
International Journal of Microelectronics and Computer Science; 2012, 3, 2; 73-80
2080-8755
2353-9607 - Pojawia się w:
- International Journal of Microelectronics and Computer Science
- Dostawca treści:
- Biblioteka Nauki
Artykuł