Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

Wyszukujesz frazę "implementation system" wg kryterium: Temat


Wyświetlanie 1-7 z 7
Tytuł:
The use of fuzzy modelling and reverse inference to analyze the effects of ERP system implementation
Autorzy:
Ważna, L.
Powiązania:
https://bibliotekanauki.pl/articles/407423.pdf
Data publikacji:
2012
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
ERP system implementation
planned effects
fuzzy modelling
constraint satisfaction problem (CSP)
Opis:
The paper presents a concept for the use of fuzzy modelling and reverse inference to analyze the effects of planned implementation of an ERP system in a medium-sized manufacturing company. The proposed approach allows the possibility of achievement of the effects corresponding to the assumed enterprise targets to be evaluated, and is based on the assignation of suffcient conditions providing these effects defined in the form of selected indicators. The paper also includes a presentation of the results of computer experiments in the field of the determination of the influence of selected fuzzy modelling parameters on the obtained solutions. The suggested concept is dedicated to consultants of ERP software to support decision-making processes.
Źródło:
Management and Production Engineering Review; 2012, 3, 3; 71-78
2080-8208
2082-1344
Pojawia się w:
Management and Production Engineering Review
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
FPGA Implemetation of Acquisition Phase of the GPS Receiver Using XSG
Autorzy:
Hawary, Mohamed Ibrahiem El
Hamza, Gihan Gomah
Zekry, Abdelhalim
Motawie, Ibrahiem Mohamed
Powiązania:
https://bibliotekanauki.pl/articles/963910.pdf
Data publikacji:
2019
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
GPS receiver
acquisition phase
SDR
Xilinx System Generator XSG
FPGA implementation
Opis:
In the past it was usual to exert a huge effort in the design, simulation, and the real time implementation of the complicated electronic and communication systems, like GNSS receivers. The complexity of the system algorithms combined with the complexity of the available tools created a system that is difficult to track down for debugging or for redesign. So, the simulation and educational tools was different from the prototyping tools. In this paper the parallel search acquisition phase of a GPS receiver was simulated and implemented on FPGA using the same platform and through a graphical programming language. So this paper introduces the fruit of integrating the prototyping tools with the simulation tools as a single platform through which the complicated electronic systems can be simulated and prototyped.
Źródło:
International Journal of Electronics and Telecommunications; 2019, 65, 4; 739-744
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A Low Power and High Performance Hardware Design for Automatic Epilepsy Seizure Detection
Autorzy:
Rafiammal, S. Syed
Najumnissa, D.
Anuradha, G.
Mohideen, S. Kaja
Jawahar, P. K.
Mutalib, Syed Abdul
Powiązania:
https://bibliotekanauki.pl/articles/963923.pdf
Data publikacji:
2019
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
epilepsy detection
system on chip
implementation
Quadrature Linear Discriminant Analysis
hardware design
seizure detection
Opis:
An application specific integrated design using Quadrature Linear Discriminant Analysis is proposed for automatic detection of normal and epilepsy seizure signals from EEG recordings in epilepsy patients. Five statistical parameters are extracted to form the feature vector for training of the classifier. The statistical parameters are Standardised Moment, Co-efficient of Variance, Range, Root Mean Square Value and Energy. The Intellectual Property Core performs the process of filtering, segmentation, extraction of statistical features and classification of epilepsy seizure and normal signals. The design is implemented in Zynq 7000 Zc706 SoC with average accuracy of 99%, Specificity of 100%, F1 score of 0.99, Sensitivity of 98% and Precision of 100 % with error rate of 0.0013/hr., which is approximately zero false detection.
Źródło:
International Journal of Electronics and Telecommunications; 2019, 65, 4; 707-712
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
An Enhanced Run-Length Encoding Compression Method for Telemetry Data
Autorzy:
Shan, Y.
Ren, Y.
Zhen, G.
Wang, K.
Powiązania:
https://bibliotekanauki.pl/articles/221755.pdf
Data publikacji:
2017
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
multichannel acquisition system
high compression performance
run-length encoding with error parameter
oversampling
hardware implementation
Opis:
The telemetry data are essential in evaluating the performance of aircraft and diagnosing its failures. This work combines the oversampling technology with the run-length encoding compression algorithm with an error factor to further enhance the compression performance of telemetry data in a multichannel acquisition system. Compression of telemetry data is carried out with the use of FPGAs. In the experiments there are used pulse signals and vibration signals. The proposed method is compared with two existing methods. The experimental results indicate that the compression ratio, precision, and distortion degree of the telemetry data are improved significantly compared with those obtained by the existing methods. The implementation and measurement of the proposed telemetry data compression method show its effectiveness when used in a high-precision high-capacity multichannel acquisition system.
Źródło:
Metrology and Measurement Systems; 2017, 24, 3; 551-562
0860-8229
Pojawia się w:
Metrology and Measurement Systems
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Novel solutions on model-based and model-free robotic-assisted ankle rehabilitation
Autorzy:
Arceo, Juan Carlos
Alvarez, Jorge
Armenta, Carlos
Lauber, Jimmy
Cremoux, Sylvian
Simoneau-Buessinger, Emilie
Bernal, Miguel
Powiązania:
https://bibliotekanauki.pl/articles/1409032.pdf
Data publikacji:
2021
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
active disturbance rejection
computed torque control
differential algebraic equations
parallel rehabilitation robot
real-time implementation
system identification
Opis:
In this report, ankle rehabilitation routines currently approved by physicians are implemented via novel control algorithms on a recently appeared robotic device known as the motoBOTTE. The physician specifications for gait cycles are translated into robotic trajectories whose tracking is performed twofold depending on the availability of a model: (1) if obtained via the Euler-Lagrange approach along with identification of unknown plant parameters, a new computed-torque control law is proposed; it takes into account the parallel-robot characteristics; (2) if not available, a variation of the active disturbance rejection control technique whose parameters need to be tuned, is employed. A detailed discussion on the advantages and disadvantages of the model-based and model-free results, from the continuous-time simulation to the discrete-time implementation, is included.
Źródło:
Archives of Control Sciences; 2021, 31, 1; 5-27
1230-2384
Pojawia się w:
Archives of Control Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
IEC 61850 interface for real time power system simulation
Autorzy:
Kurek, Karol
Nogal, Łukasz
Kowalik, Ryszard
Januszewski, Marcin
Powiązania:
https://bibliotekanauki.pl/articles/2128161.pdf
Data publikacji:
2021
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
implementation in real time
power system
protection relays testing
computer simulation
IEC 61850
realizacja w czasie rzeczywistym
system zasilania
testowanie przekaźników zabezpieczeniowych
symulacja komputerowa
Opis:
Real time simulators of IEC 61850 compliant protection devices can be implemented without their analogue part, reducing costs and increasing versatility. Implementation of Sampled Values (SV) and GOOSE interfaces to Matlab/Simulink allows for interaction with protection relays in closed loop during power system simulation. Properly configured and synchronized Linux system with Real Time (RT) patch, can be used as a low latency run time environment for Matlab/Simulink generated model. The number of overruns during model execution using proposed SV and GOOSE interfaces with 50 µs step size is minimal. The paper discusses the implementation details and time synchronization methods of IEC 61850 real time simulator implemented in Matlab/Simulink that is built on top of run time environment shown in authors preliminary works and is the further development of them. Correct operation of the proposed solution is evaluated during the hardware-in-the-loop testing of ABB REL670 relay.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2021, 69, 3; e137057, 1--6
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
IEC 61850 interface for real time power system simulation
Autorzy:
Kurek, Karol
Nogal, Łukasz
Kowalik, Ryszard
Januszewski, Marcin
Powiązania:
https://bibliotekanauki.pl/articles/2173592.pdf
Data publikacji:
2021
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
implementation in real time
power system
protection relays testing
computer simulation
IEC 61850
realizacja w czasie rzeczywistym
system zasilania
testowanie przekaźników zabezpieczeniowych
symulacja komputerowa
Opis:
Real time simulators of IEC 61850 compliant protection devices can be implemented without their analogue part, reducing costs and increasing versatility. Implementation of Sampled Values (SV) and GOOSE interfaces to Matlab/Simulink allows for interaction with protection relays in closed loop during power system simulation. Properly configured and synchronized Linux system with Real Time (RT) patch, can be used as a low latency run time environment for Matlab/Simulink generated model. The number of overruns during model execution using proposed SV and GOOSE interfaces with 50 µs step size is minimal. The paper discusses the implementation details and time synchronization methods of IEC 61850 real time simulator implemented in Matlab/Simulink that is built on top of run time environment shown in authors preliminary works and is the further development of them. Correct operation of the proposed solution is evaluated during the hardware-in-the-loop testing of ABB REL670 relay.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2021, 69, 3; art. no. e137057
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
    Wyświetlanie 1-7 z 7

    Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies