Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

Wyszukujesz frazę "field models" wg kryterium: Temat


Wyświetlanie 1-4 z 4
Tytuł:
Temperature distribution in multi domain construction of the permanent magnet linear actuator
Autorzy:
Tomczuk, B.
Waindok, A.
Powiązania:
https://bibliotekanauki.pl/articles/140715.pdf
Data publikacji:
2013
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
linear actuators
thermal field models
heating curves calculation
finite element model
Opis:
The transient thermal model of the permanent magnet linear actuator (PMLA) has been considered. The characteristics of heating have been calculated including the main subdomains of the actuator. The carcasses from various materials have also been considered. The calculations have been verified experimentally and a good conformity was obtained.
Źródło:
Archives of Electrical Engineering; 2013, 62, 3; 417-424
1427-4221
2300-2506
Pojawia się w:
Archives of Electrical Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
The Behavioural Model of Graphene Field-effect Transistor
Autorzy:
Łuszczek, Maciej
Turzyński, Marek
Świsulski, Dariusz
Powiązania:
https://bibliotekanauki.pl/articles/1844478.pdf
Data publikacji:
2020
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
graphene field effect transistor
behavioural models
circuit simulation
sensors
Opis:
The behavioural model of a graphene field-effect transistor (GFET) is proposed. In this approach the GFET element is treated as a “black box” with only external terminals available and without considering the physical phenomena directly. The presented circuit model was constructed to reflect steady-state characteristics taking also into account GFET capacitances. The authors’ model is defined by a relatively small number of equations which are not nested and all the parameters can be easily extracted. It was demonstrated that the proposed model allows to simulate the steady-state characteristics with the accuracy approximately as high as in the case of the physical model. The presented compact GFET model can be used for circuit or system-level simulations in the future.
Źródło:
International Journal of Electronics and Telecommunications; 2020, 66, 4; 753-758
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Phase Field Study of Microstructure Evolution in Eutectoid Phase Transformation – I Nucleation
Autorzy:
Zhang, D.
Yin, Y.
Zhou, J.
Tu, Z.
Powiązania:
https://bibliotekanauki.pl/articles/381800.pdf
Data publikacji:
2017
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
eutectoid
nucleation models
microstructure
numerical simulation
phase field
eutektoid
ziarna
mikrostruktura
symulacja numeryczna
Opis:
Eutectoid growth, as the important reaction mechanism of the carbon steel heat treatment, is the basis to control the microstructure and performance. At present, most studies have focused on lamellar growth, and did not consider the nucleation process. Mainly due to the nucleation theory is inconclusive, a lot of research can support their own theory in a certain range. Based on the existing nucleation theory, this paper proposes a cooperative nucleation model to simulate the nucleation process of eutectoid growth. In order to ensure that the nucleation process is more suitable to the theoretical results, different correction methods were used to amend the model respectively. The results of numerical simulation show that when the model is unmodified, the lateral growth of single phase is faster than that of longitudinal growth, so the morphology is oval. Then, the effects of diffusion correction, mobility correction and ledges nucleation mechanism correction on the morphology of nucleation and the nucleation rate were studied respectively. It was found that the introduction of boundary diffusion and the nucleation mechanism of the ledges could lead to a more realistic pearlite.
Źródło:
Archives of Foundry Engineering; 2017, 17, 3; 155-162
1897-3310
2299-2944
Pojawia się w:
Archives of Foundry Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
FPGA implementation of logarithmic versions of Baum-Welch and Viterbi algorithms for reduced precision hidden Markov models
Autorzy:
Pietras, M.
Klęsk, P.
Powiązania:
https://bibliotekanauki.pl/articles/201874.pdf
Data publikacji:
2017
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
hidden Markov models
numerical stability
Viterbi algorithm
parallel architecture
field-programmable gate array
ukryte modele Markowa
stabilność numeryczna
Algorytm Viterbiego
architektura równoległa
Opis:
This paper presents a programmable system-on-chip implementation to be used for acceleration of computations within hidden Markov models. The high level synthesis (HLS) and “divide-and-conquer” approaches are presented for parallelization of Baum-Welch and Viterbi algorithms. To avoid arithmetic underflows, all computations are performed within the logarithmic space. Additionally, in order to carry out computations efficiently – i.e. directly in an FPGA system or a processor cache – we postulate to reduce the floating-point representations of HMMs. We state and prove a lemma about the length of numerically unsafe sequences for such reduced precision models. Finally, special attention is devoted to the design of a multiple logarithm and exponent approximation unit (MLEAU). Using associative mapping, this unit allows for simultaneous conversions of multiple values and thereby compensates for computational efforts of logarithmic-space operations. Design evaluation reveals absolute stall delay occurring by multiple hardware conversions to logarithms and to exponents, and furthermore the experiments evaluation reveals HMMs computation boundaries related to their probabilities and floating-point representation. The performance differences at each stage of computation are summarized in performance comparison between hardware acceleration using MLEAU and typical software implementation on an ARM or Intel processor.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2017, 65, 6; 935-946
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
    Wyświetlanie 1-4 z 4

    Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies