Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

English (EN)·Polski (PL)·Yкраїнський (UK)
Przejdź do strony domowej biblioteki Centralna Biblioteka Wojskowa Link otwiera się w nowym oknie Logo biblioteki Prolib Integro - strona głównaCentralna Biblioteka Wojskowa

Wyszukujesz frazę "Current" wg kryterium: Temat

  Lista filtrów
Wyrównaj
Wyświetlanie 1-15 z 162
Tytuł:
Multiple output CMOS current amplifier
Autorzy:
Pankiewicz, B.
Powiązania:
https://bibliotekanauki.pl/articles/201141.pdf
Data publikacji:
2016
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
current amplifier
current follower
current mirror
CMOS technology
wzmacniacz prądowy
prąd
technologia CMOS
Opis:
In this paper the multiple output current amplifier basic cell is proposed. The triple output current mirror and current follower circuit are described in detail. The cell consists of a split nMOS differential pair and accompanying biasing current sources. It is suitable for low voltage operation and exhibits highly linear DC response. Through cell devices scaling, not only unity, but also any current gains are achievable. As examples, a current amplifier and bandpass biquad section designed in CMOS TSMC 90nm technology are presented. The current amplifier is powered from a 1.2V supply. MOS transistors scaling was chosen to obtain output gains equal to -2, 1 and 2. Simulated real gains are -1.941, 0.966 and 1.932 respectively. The 3dB passband obtained is above 20MHz, while current consumption is independent of input and output currents and is only 7.77μA. The bandpass biquad section utilises the previously presented amplifier, two capacitors and one resistor, and has a Q factor equal to 4 and pole frequency equal to 100 kHz.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2016, 64, 2; 301-306
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Comparative Measurements on Loudspeaker Distortion: Current vs. Voltage Control
Autorzy:
Meriläinen, E.
Powiązania:
https://bibliotekanauki.pl/articles/176516.pdf
Data publikacji:
2017
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
current driving
current control
loudspeaker distortion
current distortion
inductance non-linearity
voice coil former
Opis:
Modulation and harmonic distortion produced by ordinary moving-coil direct-radiator drive units are measured under current control and voltage control. A realistic two-tone test signal is used to investigate the detrimental effect of the voice coil electromotive forces on the voltage-to-current conversion that is critical with voltage control. Dramatic improvements in distortion performance are obtained with current control. Current nonlinearities in voltage-controlled speakers are shown to be the dominant source of modulation and odd harmonic distortions at signal frequencies above the fundamental resonance region. Currents in conductive voice coil formers also seem to be significant sources of distortion; with current control and non-conductive formers, odd harmonics and related modulation products virtually vanished in the upper midrange.
Źródło:
Archives of Acoustics; 2017, 42, 1; 71-81
0137-5075
Pojawia się w:
Archives of Acoustics
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Design and test of a new high-current electronic current transformer with a Rogowski coil
Autorzy:
Zhang, M.
Li, K.
He, S.
Wang, J.
Powiązania:
https://bibliotekanauki.pl/articles/221051.pdf
Data publikacji:
2014
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
Rogowski coil
high-current
electronic current transformers
electrical measurements
Opis:
This paper describes the design and test of a new high-current electronic current transformer based on a Rogowski coil. For better performances, electronic current transformers are used to replace conventional electro-magnetic inductive current transformers based on ferromagnetic cores and windings to measure high-current on the high voltage distribution grids. The design of a new high-current electronic current transformer is described in this paper. The principal schemes of the prototype and partial evaluation results are presented. Through relative tests it is known that the prototype has a wide dynamic range and frequency band, and it can allow high accuracy measurements.
Źródło:
Metrology and Measurement Systems; 2014, 21, 1; 121-132
0860-8229
Pojawia się w:
Metrology and Measurement Systems
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Research on optimal configuration of fault current limiter based on reliability in large power network
Autorzy:
Zeng, Jianjun
Zhang, Yonggao
Powiązania:
https://bibliotekanauki.pl/articles/949918.pdf
Data publikacji:
2020
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
configuration optimization
fault current limiter
reliability
short circuit current
Opis:
With the availability of UHV engineering technology, the scale of the power network is expanding, and the level of the short-circuit current is getting higher, which brings hidden trouble to the safe and stable operation of the power network. Further this article issued a method that optimized the configuration of a current limiter based on the reliability of the power network. According to the reliability analysis under the influence of a short circuit, the quantitative evaluation of reliability of the power network is realized by the calculation of the short-circuit current. A quantitative model is established among reliability evaluation and the short-circuit current as well as load loss, the candidate installation site of a current limiter can be determined according to reliability quantification results. This method uses the particle swarm optimization algorithm to optimize the distribution of the limiter, aiming at the reliability level and the minimum number of current limiters in the short circuit of a power grid. Finally, taking the actual power grid of a province as an example, the result shows that this method can reduce the search space of the optimal solution, optimize the configuration of the current limiter, and effectively limit the short-circuit current and improve the reliability of the power network.
Źródło:
Archives of Electrical Engineering; 2020, 69, 3; 661-677
1427-4221
2300-2506
Pojawia się w:
Archives of Electrical Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Currents circulation in the waters of Admiralty Bay (region of Arctowski Station on King George Island)
Autorzy:
Pruszak, Zbigniew
Powiązania:
https://bibliotekanauki.pl/articles/2058278.pdf
Data publikacji:
1980
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
Antarctic
current circulation
Źródło:
Polish Polar Research; 1980, 1, 1; 55-74
0138-0338
2081-8262
Pojawia się w:
Polish Polar Research
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A complex current ratio device for the calibration of current transformer test sets.
Autorzy:
Çayci, H.
Powiązania:
https://bibliotekanauki.pl/articles/221001.pdf
Data publikacji:
2011
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
current transformer test set
ratio error
phase displacement
current comparator
compensation
Opis:
A practical method with high accuracy in generation and application of error values for calibration of current transformer test sets is described. A PC-controlled three-phase power source with a standard wattmeter is used for generating the nominal and error test currents while an electronically compensated current comparator is used to provide summation and subtraction of them, precisely. With this method, any ratio error and phase displacement values could be generated automatically and nominal and test currents could be grounded on the test set safely. Because of its high accurate ratio and phase error generating capability, any type of test set regardless of its operating principles could be calibrated.
Źródło:
Metrology and Measurement Systems; 2011, 18, 1; 159-164
0860-8229
Pojawia się w:
Metrology and Measurement Systems
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Tilt-shift eddy current probe impact on information value of response signal
Autorzy:
Chudacik, V.
Smetana, M.
Powiązania:
https://bibliotekanauki.pl/articles/140578.pdf
Data publikacji:
2016
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
eddy current testing
eddy current probe
response signals
tilt-shift probe
Opis:
This article deals with the possibility for increasing of the informational value of a response signal using tilt-shift eddy current probe. Numerical simulations based on the FEM method using the OPERA 3D software as well as gained experimental results are presented. The simulated cracks are evaluated at the selected eddy current probe tilts and shifts with respect to conductive plate to obtain additional data needed for its evaluation and localization. Obtained simulation results are compared and discussed with the experimental results.
Źródło:
Archives of Electrical Engineering; 2016, 65, 1; 133-140
1427-4221
2300-2506
Pojawia się w:
Archives of Electrical Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
An evaluation method of observable charge trap depth for the PEA method and its complementarity with the Q(t) method
Autorzy:
Ren, Hanwen
Takada, Tatsuo
Tanaka, Yasuhiro
Li, Qingmin
Powiązania:
https://bibliotekanauki.pl/articles/1848995.pdf
Data publikacji:
2021
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
pulsed electroacoustic method
trap depth
current integration charge method
leakage current
Opis:
This paper proposes an evaluation method for the observable trap depth range of space charge when using the pulsed electro-acoustic (PEA) method and its complementarity with the current integration charge (Q(t)) method. Based on the measurement process of the PEA method and the hopping conduction principle of space charge, the relationship between the trap depth and the residence time of charge is analysed. A method to analyse the effect of the measurement speed and the spatial resolution of the PEA system on the observable trap depth is then proposed. Further results show when the single measurement time needs 1 s and the resolution is 10 μm at room temperature, the corresponding trap depth is larger than 0.68 eV. Meanwhile, under high temperature or with voltage applied, the depth can further increase. The combined measurement results of the PEA and Q(t) methods indicate that the former focuses on charge distribution in deep traps, which allows to calculate the distorted electric field. The latter can measure the changing process of the total charge involved in all traps, which is applicable to analysing the leakage current. Therefore, the evaluation of HVDC insulation properties based on the joint application of the two methods is more reliable.
Źródło:
Metrology and Measurement Systems; 2021, 28, 3; 565-580
0860-8229
Pojawia się w:
Metrology and Measurement Systems
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
An evaluation method of observable charge trap depth for the PEA method and its complementarity with the Q(t) method
Autorzy:
Ren, Hanwen
Takada, Tatsuo
Tanaka, Yasuhiro
Li, Qingmin
Powiązania:
https://bibliotekanauki.pl/articles/1849041.pdf
Data publikacji:
2021
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
pulsed electroacoustic method
trap depth
current integration charge method
leakage current
Opis:
This paper proposes an evaluation method for the observable trap depth range of space charge when using the pulsed electro-acoustic (PEA) method and its complementarity with the current integration charge (Q(t)) method. Based on the measurement process of the PEA method and the hopping conduction principle of space charge, the relationship between the trap depth and the residence time of charge is analysed. A method to analyse the effect of the measurement speed and the spatial resolution of the PEA system on the observable trap depth is then proposed. Further results show when the single measurement time needs 1 s and the resolution is 10 μm at room temperature, the corresponding trap depth is larger than 0.68 eV. Meanwhile, under high temperature or with voltage applied, the depth can further increase. The combined measurement results of the PEA and Q(t) methods indicate that the former focuses on charge distribution in deep traps, which allows to calculate the distorted electric field. The latter can measure the changing process of the total charge involved in all traps, which is applicable to analysing the leakage current. Therefore, the evaluation of HVDC insulation properties based on the joint application of the two methods is more reliable.
Źródło:
Metrology and Measurement Systems; 2021, 28, 3; 565-580
0860-8229
Pojawia się w:
Metrology and Measurement Systems
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
An evaluation method of observable charge trap depth for the pea method and its complementarity with the Q(t) method
Autorzy:
Ren, Hanwen
Takada, Tatsuo
Tanaka, Yasuhiro
Li, Qingmin
Powiązania:
https://bibliotekanauki.pl/articles/1849058.pdf
Data publikacji:
2021
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
pulsed electroacoustic method
trap depth
current integration charge method
leakage current
Opis:
This paper proposes an evaluation method for the observable trap depth range of space charge when using the pulsed electro-acoustic (PEA) method and its complementarity with the current integration charge (Q(t)) method. Based on the measurement process of the PEA method and the hopping conduction principle of space charge, the relationship between the trap depth and the residence time of charge is analysed. A method to analyse the effect of the measurement speed and the spatial resolution of the PEA system on the observable trap depth is then proposed. Further results show when the single measurement time needs 1 s and the resolution is 10 μm at room temperature, the corresponding trap depth is larger than 0.68 eV. Meanwhile, under high temperature or with voltage applied, the depth can further increase. The combined measurement results of the PEA and Q(t) methods indicate that the former focuses on charge distribution in deep traps, which allows to calculate the distorted electric field. The latter can measure the changing process of the total charge involved in all traps, which is applicable to analysing the leakage current. Therefore, the evaluation of HVDC insulation properties based on the joint application of the two methods is more reliable.
Źródło:
Metrology and Measurement Systems; 2021, 28, 3; 565-580
0860-8229
Pojawia się w:
Metrology and Measurement Systems
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Generalized space vector control for current source inverters and rectifiers
Autorzy:
Anitha Roseline, J.
Senthil Kumaran, M.
Rajini, V.
Powiązania:
https://bibliotekanauki.pl/articles/140525.pdf
Data publikacji:
2016
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
current source rectifiers (CSR)
current source inverters (CSI)
current source multilevel inverter (CSMLI)
space vector pulse width modulation (SVPWM)
Opis:
Current source inverters (CSI) is one of the widely used converter topology in medium voltage drive applications due to its simplicity, motor friendly waveforms and reliable short circuit protection. The current source inverters are usually fed by controlled current source rectifiers (CSR) with a large inductor to provide a constant supply current. A generalized control applicable for both CSI and CSR and their extension namely current source multilevel inverters (CSMLI) are dealt in this paper. As space vector pulse width modulation (SVPWM) features the advantages of flexible control, faster dynamic response, better DC utilization and easy digital implementation it is considered for this work. This paper generalizes SVPWM that could be applied for CSI, CSR and CSMLI. The intense computation involved in framing a generalized space vector control are discussed in detail. The algorithm includes determination of band, region, subregions and vectors. The algorithm is validated by simulation using MATLAB /SIMULINK for CSR 5, 7, 13 level CSMLI and for CSR fed CSI.
Źródło:
Archives of Electrical Engineering; 2016, 65, 2; 235-248
1427-4221
2300-2506
Pojawia się w:
Archives of Electrical Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Estimation of the inductive current transformer derating for operation with distorted currents
Autorzy:
Kaczmarek, M.
Powiązania:
https://bibliotekanauki.pl/articles/201060.pdf
Data publikacji:
2014
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
current transformer
distorted current
derating conditions
composite errors
transformer correction factor
accuracy class
Opis:
The aim of the paper is to present a new method for estimation of the CT (Current Transformer) rated primary current and / or load of the secondary winding derating levels for transformation of distorted current in relation to the rated values fixed for transformation of sinusoidal current. This ensures the values of the CT composite errors/transformer correction factors as resulting from its IEC 60044-1/IEEE C57.13 accuracy class in condition of distorted currents transformation.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2014, 62, 2; 363-366
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Current mode sigma-delta modulator designed with the help of transistor’s size optimization tool
Autorzy:
Śniatała, P.
Naumowicz, M.
Handkiewicz, A.
Szczęsny, S.
Melo, J. L. A.
Paulino, N.
Goes, J.
Powiązania:
https://bibliotekanauki.pl/articles/201254.pdf
Data publikacji:
2015
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
sigma-delta
current comparator
CAE
komparator
Opis:
The paper presents a second order current mode sigma-delta modulator designed with the help of a new elaborated tool to optimize the transistor sizes. The circuit is composed of two continuous time loop filters, a current comparator and a one bit DAC with a current output. The resulting circuit, designed in a 65 nm 1.2 V CMOS technology, has a bandwidth of 2 MHz for a clock frequency of 250 MHz. The electrical simulation results show that it achieves a maximum signal-to-noise-plus-distortion ratio (SNDR) of 53.6 dB while dissipating 93 μW, which corresponds to an efficiency of 59.7 fJ/conv. The fully current mode structure makes the circuit suitable to be applied in a current mode signal processing like biosensors or image pixels arrays.
Źródło:
Bulletin of the Polish Academy of Sciences. Technical Sciences; 2015, 63, 4; 919-922
0239-7528
Pojawia się w:
Bulletin of the Polish Academy of Sciences. Technical Sciences
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Model predictive control of NPC three-level grid-tied converter based on reconstructed current
Autorzy:
Li, Yanyan
Xiao, Han
Jin, Nan
Yan, Guanglu
Powiązania:
https://bibliotekanauki.pl/articles/2086686.pdf
Data publikacji:
2022
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
current reconstruction
current sensor fault
fault-tolerant
model predictive control
neutral point clamped three-level converter
Opis:
The neutral point clamped (NPC) three-level grid-tied converter is the key equipment connecting renewable energy and power grids. The current sensor fault caused by harsh environment may lead to the split of renewable energy. The existing sensor fault-tolerant methods will reduce the modulation ratio index of the converter system. To ensure continuous operation of the converter system and improve the modulation index, a model predictive control method based on reconstructed current is proposed in this paper. According to the relationship between fault phase current and a voltage vector, the original voltage vector is combined and classified. To maintain the stable operation of the converter and improve the utilization rate of DC voltage, two kinds of fault phase current are reconstructed with DC current, normal phase current and predicted current, respectively. Based on reconstructed three-phase current, a current predictive control model is designed, and a model predictive control method is proposed. The proposed method selects the optimal voltage vector with the cost function and reduces time delay with the current reconstruction sector. The simulation and experimental results show that the proposed strategy can keep the NPC converter running stably with one AC sensor, and the modulation index is increased from 57.7% to 100%.
Źródło:
Archives of Electrical Engineering; 2022, 71, 2; 363--377
1427-4221
2300-2506
Pojawia się w:
Archives of Electrical Engineering
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A Survey Addressing on High Performance On-Chip VLSI Interconnect
Autorzy:
Mohamed Yousuff, C.
Mohamed Yousuf Hasan, V.
Khan Galib, M. R.
Powiązania:
https://bibliotekanauki.pl/articles/226784.pdf
Data publikacji:
2013
Wydawca:
Polska Akademia Nauk. Czytelnia Czasopism PAN
Tematy:
current-mode signaling
hybrid current/voltage mode circuits
on-chip interconnects delay and power
voltage mode signaling
Opis:
With the rapid increase in transmission speeds of communication systems, the demand for very high-speed lowpower VLSI circuits is on the rise. Although the performance of CMOS technologies improves notably with scaling, conventional CMOS circuits cannot simultaneously satisfy the speed and power requirements of these applications. In this paper we survey the state of the art of on-chip interconnect techniques for improving performance, power and delay optimization and also comparative analysis of various techniques for high speed design have been discussed.
Źródło:
International Journal of Electronics and Telecommunications; 2013, 59, 3; 307-312
2300-1933
Pojawia się w:
International Journal of Electronics and Telecommunications
Dostawca treści:
Biblioteka Nauki
Artykuł
Wyświetlanie 1-15 z 162

Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies