Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

English (EN)·Polski (PL)·Yкраїнський (UK)
Przejdź do strony domowej biblioteki Centralna Biblioteka Wojskowa Link otwiera się w nowym oknie Logo biblioteki Prolib Integro - strona głównaCentralna Biblioteka Wojskowa

Wyszukujesz frazę "oscillators" wg kryterium: Wszystkie pola

  Lista filtrów
Wyrównaj
    Wyświetlanie 1-6 z 6
    Tytuł:
    On Noise Analysis of Oscillators Based on Statistical Mechanics
    Autorzy:
    Thiessen, T.
    Mathis, W.
    Powiązania:
    https://bibliotekanauki.pl/articles/226855.pdf
    Data publikacji:
    2010
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    nonlinear oscillators
    thermal noise
    statistical mechanics
    Opis:
    In this paper a new approach of thermal noise analysis of electronic oscillators is presented. Although nonlinear electronic oscillators are one of the most essential subcircuits in electronic systems typical design concepts for these oscillators are based on ideas of linear circuits. Because the functionality of oscillators depends on nonlinearities, advanced design methods are developed where nonlinearities are an integral part. Since low voltage oscillator concepts have to be developed in modern IC technologies there is a need to include at least thermal noise aspects into the design flow. For this reason we developed new physical descriptions of thermal noise in electronic oscillators where we use ideas from nonequilibrium statistical mechanics as well as the Langevin approach. We illustrate our concepts by some examples.
    Źródło:
    International Journal of Electronics and Telecommunications; 2010, 56, 4; 357-366
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Loop Gain of the Common-Drain Colpitts Oscillator
    Autorzy:
    Kazimierczuk, M. K.
    Murthy-Bellur, D.
    Powiązania:
    https://bibliotekanauki.pl/articles/226711.pdf
    Data publikacji:
    2010
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    band-pass feedback networks
    Colpitts oscillator
    common-drain amplifier
    location of poles
    loop gain
    oscillation conditions
    positive feedback
    resonant oscillators
    tuned oscillators
    voltage-controlled oscillators (VCO)
    Opis:
    This paper presents the derivations of the voltage transfer functions of the amplifier A, the feedback network β, and the loop gain Τ of the common-drain (CD) Colpitts oscillator, using the small-signal model of the CD Colpitts oscillator. The derivation of the characteristic equation of the CD Colpitts oscillator is presented. Using the characteristic equation, the equation for the oscillation frequency of the sinusoidal output voltage and the condition for steady-state oscillation are derived. The characteristic equation is used to obtain a plot of trajectories of the poles of the CD Colpitts oscillator by varying the MOSFET small-signal transconductance gm. The locations of the complex conjugate poles depicting starting and steady-state conditions for oscillations are also presented.
    Źródło:
    International Journal of Electronics and Telecommunications; 2010, 56, 4; 423-426
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    A Random Number Generator Using Ring Oscillators and SHA-256 as Post-Processing
    Autorzy:
    Łoza, S.
    Matuszewski, Ł.
    Jessa, M.
    Powiązania:
    https://bibliotekanauki.pl/articles/963943.pdf
    Data publikacji:
    2015
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    random numbers
    cryptography
    ring oscillators
    hash functions
    field programmable gate array (FPGA)
    Opis:
    Today, cryptographic security depends primarily on having strong keys and keeping them secret. The keys should be produced by a reliable and robust to external manipulations generators of random numbers. To hamper different attacks, the generators should be implemented in the same chip as a cryptographic system using random numbers. It forces a designer to create a random number generator purely digitally. Unfortunately, the obtained sequences are biased and do not pass many statistical tests. Therefore an output of the random number generator has to be subjected to a transformation called postprocessing. In this paper the hash function SHA-256 as postprocessing of bits produced by a combined random bit generator using jitter observed in ring oscillators (ROs) is proposed. All components – the random number generator and the SHA-256, are implemented in a single Field Programmable Gate Array (FPGA). We expect that the proposed solution, implemented in the same FPGA together with a cryptographic system, is more attack-resistant owing to many sources of randomness with significantly different nominal frequencies.
    Źródło:
    International Journal of Electronics and Telecommunications; 2015, 61, 2; 199-204
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Producing Random Bits with Delay-Line-Based Ring Oscillators
    Autorzy:
    Jessa, M.
    Matuszewski, Ł.
    Powiązania:
    https://bibliotekanauki.pl/articles/227302.pdf
    Data publikacji:
    2013
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    ring oscillator
    jitter
    random bit generator
    combined generator
    Opis:
    One of the sources of randomness for a random bit generator (RBG) is jitter present in rectangular signals produced by ring oscillators (ROs). This paper presents a novel approach for the design of delays used in these oscillators. We suggest using delay elements made on carry4 primitives instead of series of inverters or latches considered in the literature. It enables the construction of many high frequency ring oscillators with different nominal frequencies in the same field programmable gate array (FPGA). To assess the unpredictability of bits produced by RO-based RBG, the restarts mechanism, proposed in earlier papers, was used. The output sequences pass all NIST 800-22 statistical tests for smaller number of ring oscillators than the constructions described in the literature. Due to the number of ROs with different nominal frequencies and the method of construction of carry4 primitives, it is expected that the proposed RBG is more robust to cryptographic attacks than RBGs using inverters or latches as delay element.
    Źródło:
    International Journal of Electronics and Telecommunications; 2013, 59, 1; 41-50
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Test Procedures for Synchronized Oscillators Network CMOS VLSI Chip
    Autorzy:
    Kowalski, J.
    Strzelecki, M.
    Powiązania:
    https://bibliotekanauki.pl/articles/226984.pdf
    Data publikacji:
    2015
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    neural networks chip testing
    synchronized oscillator network
    parallel image segmentation
    analog-digital VLSI CMOS implementation
    Opis:
    The paper presents test procedures designed for application - specific integrated circuit (ASIC) CMOS VLSI chip prototype that implements a synchronized oscillator neural network with a matrix size of 32×32 for object detecting in binary images. Networks of synchronized oscillators are recently developed tool for image segmentation and analysis. This paper briefly introduces synchronized oscillators network. Basic chip analog building blocks with their test procedures and measurements results are presented. In order to do measurements, special basic building blocks test structures have been implemented in the chip. It let compare Spectre simulateions results to measurements results. Moreover, basic chip analog building blocks measurements give precious information about their imperfections caused by MOS transistor mismatch. This information is very usable during design and improvement of a special setup for chip functional tests. Improvement of the setup is a digitally assisted analog technique. It is an original idea of oscillators tuning procedure used during chip prototype testing. Such setup, oscillators tuning procedure and segmentation of sample binary images are presented.
    Źródło:
    International Journal of Electronics and Telecommunications; 2015, 61, 1; 101-107
    2300-1933
    Pojawia się w:
    International Journal of Electronics and Telecommunications
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
    Tytuł:
    Compound-combination synchronization of chaos in identical and different orders chaotic systems
    Autorzy:
    Ojo, K. S.
    Njah, A. N.
    Olusola, O. I.
    Powiązania:
    https://bibliotekanauki.pl/articles/229175.pdf
    Data publikacji:
    2015
    Wydawca:
    Polska Akademia Nauk. Czytelnia Czasopism PAN
    Tematy:
    control and applications of chaos
    low- and high-dimensional chaos
    numerical simulations of chaotic models
    synchronization
    coupled oscillators
    Opis:
    This paper proposes a new synchronization scheme called compound-combination synchronization. The scheme is investigated using six chaotic Josephson junctions evolving from different initial conditions based on the drive-response configuration via the active backstepping technique. The technique is applied to achieve compound-combination synchronization of: (i) six identical third order resistive-capacitive-inductive-shunted Josepshon junctions (RCLSJJs) (with three as drive and three as response systems); (ii) three third order RCLSJJs (as drive systems) and three second order resistive-capacitive-shunted Josepshon junctions (RCSJJs (as response systems). In each case, sufficient conditions for global asymptotic stability for compound-combination synchronization to any desired scaling factors are achieved. Numerical simulations are employed to verify the feasibility and effectiveness of the compound-combination synchronization scheme. The result shows that this scheme could be used to vary the junction signal to any desired level and also give a better insight into synchronization in biological systems wherein different organs of different dynamical structures and orders are involved. The scheme could also provide high security in information transmission due to the complexity of its dynamical formulation.
    Źródło:
    Archives of Control Sciences; 2015, 25, 4; 463-490
    1230-2384
    Pojawia się w:
    Archives of Control Sciences
    Dostawca treści:
    Biblioteka Nauki
    Artykuł
      Wyświetlanie 1-6 z 6

      Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies