Informacja

Drogi użytkowniku, aplikacja do prawidłowego działania wymaga obsługi JavaScript. Proszę włącz obsługę JavaScript w Twojej przeglądarce.

English (EN)·Polski (PL)·Yкраїнський (UK)
Przejdź do strony domowej biblioteki Centralna Biblioteka Wojskowa Link otwiera się w nowym oknie Logo biblioteki Prolib Integro - strona głównaCentralna Biblioteka Wojskowa

Wyszukujesz frazę "voltage" wg kryterium: Temat

  Lista filtrów
Wyrównaj
Wyświetlanie 1-15 z 21
Tytuł:
Voltage reference with programmable temperature coefficient and offset voltage compensation
Autorzy:
Gruber, D.
Hilber, G.
Ostermann, T.
Powiązania:
https://bibliotekanauki.pl/articles/398075.pdf
Data publikacji:
2011
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
napięcie odniesienia
energetyczne pasmo wzbronione
współczynnik temperaturowy
napięcie niezrównoważenia
kalibracja
voltage reference
band gap
temperature coefficient
offset voltage
trimmable
programmable
calibration
Opis:
This paper demonstrates an integrated circuit for compensation of errors in voltage references, that not only is able to compensate first order changes of the temperature coefficient, but can also correct for the offset error that is unavoidable in production due to variations in process conditions and mismatches. The temperature compensation circuit is programmable via three control bits, the remaining offset error is compensated by setting eight control bits and an external provided reference voltage. The compensation procedure can be controlled by an internal digital block or via external signals. The actual calibration data can then be saved in several possible ways (EPROM, laser fuses, external Memory, ...). Extensive simulations and measurements show that the described circuit reduces the average temperature error by more than 40% and the overall absolute error by more than 90% wth regards to the uncalibrated reference voltage.
Źródło:
International Journal of Microelectronics and Computer Science; 2011, 2, 2; 73-80
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
High-voltage analog switches with current-mode control
Autorzy:
Jankowski, M.
Powiązania:
https://bibliotekanauki.pl/articles/398047.pdf
Data publikacji:
2011
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
komutator analogowy
sterowanie ze sprzężeniem prądowym
przesył prądu
przesył napięcia
high-voltage circuits analog switches
current-mode control
current transmission
voltage transmission
Opis:
The paper presents a number of high-voltage analog switch designs. All of them are current-controlled designs, which make them well prepared to operation in presence of high voltage drops of transmitted signals. Possible application areas for presented structures are discussed.
Źródło:
International Journal of Microelectronics and Computer Science; 2011, 2, 1; 17-21
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A 2.3-dB NF CMOS low voltage LNA optimized for medical applications at 600MHz
Autorzy:
Borrego, R
Powiązania:
https://bibliotekanauki.pl/articles/397807.pdf
Data publikacji:
2013
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
DTMOS
balun
low voltage
low power
niskie napięcie
mała moc
Opis:
In this paper it is presented a balun LNA, with voltage gain control that combines a common-gate and common-source stage, in which transistors biased in triode region replace the resistive loads. This last approach in conjunction with a dynamic threshold reduction technique allows a low supply voltage operation. Furthermore, a significant chip area reduction can be exploited by adopting an inductor-less configuration. Simulations results with a 130 nm CMOS technology show that the gain is up to 19.3 dB and the NF is below 2.3 dB. The total dissipation is 4 mW, leading to an FOM of 2.26 for 0.6 V supply.
Źródło:
International Journal of Microelectronics and Computer Science; 2013, 4, 3; 87-91
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Low ripple current mode charge pumps with parasitics precharge
Autorzy:
Grodzicki, Andrzej
Pleskacz, Witold A.
Powiązania:
https://bibliotekanauki.pl/articles/398126.pdf
Data publikacji:
2018
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
charge pump
low ripple
voltage doubler
pompa zasilająca
podwajacz napięcia
Opis:
In this paper a novel current mode charge pump architecture is shown and discussed. The presented DC-DC voltage converter uses extremely low filtering capacitance while still maintaining a low ripple amplitude of the output voltage. The proposed architecture is silicon proven in CMOS 130 nm technology. The power efficiency and layout area trade-offs of the proposed architecture are considered also.
Źródło:
International Journal of Microelectronics and Computer Science; 2018, 9, 3; 101-108
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Design optimisation of the deep trench termination for superjunction power devices
Autorzy:
Noblecourt, S.
Morancho, F.
Isoird, K.
Austin, P.
Tasselli, J.
Powiązania:
https://bibliotekanauki.pl/articles/398001.pdf
Data publikacji:
2015
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
deep trench termination
field plate
superjunction
breakdown voltage
napięcie przebicia
Opis:
Among the numerous solutions developed to improve the voltage handling capability of superjunction power devices, the Deep Trench Termination (DT2) is the most adapted thanks to its lower cost and size compared to other technologies using the multiple epitaxy technique, and an easier implementation in the fabrication process. This paper presents the optimization of the Deep Trench Termination by means of TCAD 2D and 3D-simulations allowing the realization of deep trench superjunction devices (diodes and MOS transistors) for 1200 V applications. The work is focused on the influence of the dielectric passivation layer thickness and the field plate length on the breakdown voltage of a DT-SJDiode.
Źródło:
International Journal of Microelectronics and Computer Science; 2015, 6, 4; 117-123
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Versatile low-output-resistance low-voltage current-to-voltage analog converter
Autorzy:
Wojtyna, R.
Powiązania:
https://bibliotekanauki.pl/articles/397867.pdf
Data publikacji:
2016
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
CMOS analog integrated circuits
low-voltage signal processing
current to voltage conversion
transresistor
układy analogowe CMOS
układy scalone CMOS
przetwarzanie sygnałów
konwersja prąd na napięcie
transrezystor
Opis:
The paper presents a simple low-voltage transresistor attractive for on-chip analog-signal-processing. The proposed circuit offers not only an almost rail-to-rail operation and quite good linearity of DC transfer characteristic but also reasonably low value of its output resistance. This enables a voltage mode operation even if the transresistor is loaded by a not necessarily very high loading resistance. The obtained result is due to adding to the transresistor-input-stage a simple rail-to-rail voltage follower. The presented solution is an original proposal of the author. Input stage of the transresistor is built of only 4 MOS transistors and creates a simple quasi-linear current-to-voltage convertor. Output stage of it is built of 9 MOS transistors, plays a role of a very precise atypical voltage follower. In respect of simplicity and headroom, the proposed follower is better than conventional OA-based voltage followers. Preliminary simulation results are in a good agreement with the theory presented.
Źródło:
International Journal of Microelectronics and Computer Science; 2016, 7, 2; 73-78
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A comparative study on transformer and inductor based LC tanks for VCOs
Autorzy:
Duarte, R.
Fernandes, J. R.
Powiązania:
https://bibliotekanauki.pl/articles/397839.pdf
Data publikacji:
2010
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
RF (częstotliwość radioelektryczna)
VCO (generator sterowany napięciowo)
RF (radio frequency)
VCO ( voltage controlled oscillators)
PLL
Opis:
This paper presents a detailed comparative study of two different approaches to implement the resonator found in radio frequency (RF) voltage controlled oscillators (VCOs). An inductor LC tank VCO and a transformer LC tank VCO are compared in terms of phase noise, power consumption, tuning range and circuit area. Conclusions about the use of each approach depending on the design goals are presented.
Źródło:
International Journal of Microelectronics and Computer Science; 2010, 1, 1; 37-41
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Improved single-stage OTAs using differential-folded voltage combiners
Autorzy:
Santos-Tavares, R
Santin, E
Borrego, R
Oliveira, J
Goes, J.
Powiązania:
https://bibliotekanauki.pl/articles/397711.pdf
Data publikacji:
2013
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
voltage-combiners
single-stage
OTA
common-drain
common-source
DTMOS
łącznik napięciowy
wspólny dren
wspólne źródło
Opis:
A new technique to enhance single-stage operational transconductance amplifiers (OTAs) is presented. Enhanced DC gain and reduced input parasitic capacitances are achieved by employing two input fully-differential voltage combiners, i.e. a combination of transistors in common-drain and common-source configurations operating as a preamplifier stage. Simulation results show that the input capacitance can be as small as 195 fF (corresponding to a 46 % reduction) while achieving a GBW of 1982 MHZ (@ CL = 1 pF) with a PM of about 60⁰. The complete amplifier dissipates only 1.78 mW corresponding to a figure-of-merit (FoM) of 1115 MHz-pF/mW.
Źródło:
International Journal of Microelectronics and Computer Science; 2013, 4, 4; 175-179
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A 65 nm CMOS Resistorless Current Reference Source with Low Sensitivity to PVT Variations
Autorzy:
Łukaszewicz, M.
Borejko, T.
Pleskacz, W. A.
Powiązania:
https://bibliotekanauki.pl/articles/397920.pdf
Data publikacji:
2012
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
efekt objętościowy
obwody zasilające
napięcie progowe
current reference
65 nm CMOS
body effect
power supply circuits
threshold voltage
Opis:
This paper describes a resistorless current reference source, e.g. for fast communication interfaces. Addition of currents with opposite temperature coefficient (PTC and NTC) and body effect have been used to temperature compensation. Cascode structures have been used to improve the power supply rejection ratio. The reference current source has been designed in a GLOBALFOUNDRIES 65 nm technology. The presented circuit achieves 59 ppm/°C temperature coefficient over range of -40°C to 125°C. Reference current susceptibility to process parameters variation is ± 2.88%. The power supply rejection ratio without any filtering capacitor at 100 Hz and 10 MHz is lower than -142 dB and -131 dB, respectively.
Źródło:
International Journal of Microelectronics and Computer Science; 2012, 3, 4; 119-124
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
High-voltage SoI Unity-gain Voltage Buffers with Function-enable and Power-down Functionality
Autorzy:
Jankowski, M
Napieralski, A
Powiązania:
https://bibliotekanauki.pl/articles/397893.pdf
Data publikacji:
2013
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
wysokonapięciowy układ scalony
proces SoI
stan wysokiej impedancji
high-voltage integrated circuits
SoI process
high impedance state
enable functionality
Opis:
This paper discusses possibilities of enable and power-down functionality implementation in HV SoI unity-gain buffers. Modifications of selected HV buffer structures are analyzed. Approaches of power-down, high input and output impedance functionality implementation are introduced and discussed.
Źródło:
International Journal of Microelectronics and Computer Science; 2013, 4, 1; 26-31
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A novel high-swing high-speed with 187 µW power consumption Common-Mode Feedback Block (CMFB) based on rail-to-rail technique
Autorzy:
Mahdavi, S.
Noruzpur, F.
Ghadimi, E.
Khanshan, T. M.
Powiązania:
https://bibliotekanauki.pl/articles/397734.pdf
Data publikacji:
2017
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
common-mode feedback
high-speed
low voltage
folded cascode
high swing
sprzężenie zwrotne dla sygnału wspólnego
niskie napięcie
kaskoda odwrócona
Opis:
This paper presents a new high-swing, high-speed and low power continuous-time Common-Mode Feedback Block (CMFB) based on rail-to-rail technique. The main purposes of the proposed idea are to achieve high-speed, low settling time error, large output swing, and low power as well. Moreover, applying the worst case simulation (initial condition 0 and 1.8 volts) on the proposed CMFB circuit, the output voltage can be settled in the desired level just after 1.18ns noticeably. The settling time error and the power consumption of the suggested common-mode feedback circuit are just 103|iV and 187µW with the power supply of 1.8 volts respectively. Meanwhile, DC gain and phase margin of the amplifier are 74dB and 67 degree correspondingly, and 0.5pF capacitor load is applied to the output nodes of the amplifier. It is noteworthy that, the proposed idea is a good candidate for low voltage applications too. Because it just needs 2 overdrive voltage (AV) to start its performance. Applying the proposed idea on the folded cascode amplifier it achieves SNDR of 68.68dB with the Effective Number of Bits (ENOB) 11.15 bits respectively. The proposed CMFB occupies an active area of 155.58µm2 (10.56µm*14.73µm). Finally, the proposed structure is simulated in whole process corner condition and different temperatures from -70°C to +70°C. Simulation results are performed using the HSPICE BSIM3 model of a 0.18µm CMOS technology.
Źródło:
International Journal of Microelectronics and Computer Science; 2017, 8, 2; 50-56
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Design of a novel cascoded CMOS OpAmp with high gain and ± 1.5 V power supply voltage
Autorzy:
Lipka, B
Kleine, U.
Scheytt, J. -C.
Schmalz, K.
Powiązania:
https://bibliotekanauki.pl/articles/397853.pdf
Data publikacji:
2010
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
niskie napięcie
CMOS wzmacniacz operacyjny
stopień kaskodowy
zagnieżdżona kompensacja Millera
low voltage
CMOS operational amplifier
cascoded stage
nested Miller compensation
Opis:
The design of a novel CMOS operational amplifier with two differential input stages is described. Prototype circuits have been fabricated and measured successfully. By using a nested Miller compensation the stability of the operational amplifier is ensured. The layout has been created automatically by using the ALADIN tool [6-9]. The small signal model for the amplifier is depicted and the test results are presented.
Źródło:
International Journal of Microelectronics and Computer Science; 2010, 1, 1; 15-18
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
A 400 fJ per-cycle frequency reference for internet of things
Autorzy:
Coustans, M.
Krummenacher, F.
Terrier, C.
Kayal, M.
Powiązania:
https://bibliotekanauki.pl/articles/397716.pdf
Data publikacji:
2016
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
time reference
supply voltage insensitivity
temperature insensitivity
ultra-low power
always on domain optimization
odniesienie czasowe
napięcie zasilające
ultra low power
Opis:
This work presents an ultra-low power oscillator designed to target different contexts, such as crystal-assisted timekeeping, reference oscillator to optimize the always on domain of a microcontroller or wake-up timer. This oscillator enables ultralow power operation in 0.18 μm CMOS technology; the core oscillator consumes 2.5 nW at room temperature, with a temperature stability of 14 ppm/°C [-40°C - 60°C] and 0.07 %/V supply sensitivity.
Źródło:
International Journal of Microelectronics and Computer Science; 2016, 7, 2; 41-46
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Trapezoidal waveform generator with voltage-range and slew-rate control ability
Autorzy:
Jankowski, M.
Powiązania:
https://bibliotekanauki.pl/articles/972980.pdf
Data publikacji:
2011
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
generator fail trapezowej
dyskryminator napięcia
szybkość narastania napięcia wyjściowego
wzmacniacz operacyjny
trapezoidal waveform generator
voltage discriminator
slew-rate control
edge rounding
Opis:
The paper introduces an analog circuit designed as a provider of a trapezoidal waveform, scalable in amplitude and slew-rate value. In addition the circuitry is equipped with edge-rounding capability, implemented inside output voltage buffer. Schematics, rule of operation and exemplary simulations are included.
Źródło:
International Journal of Microelectronics and Computer Science; 2011, 2, 1; 35-38
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Tytuł:
Signal flow graph block approach to the design of the universal mixed-mode multi-loop filter and study of non-ideal properties
Autorzy:
Sotner, R.
Slezak, J.
Dostal, T.
Frydrych, J.
Powiązania:
https://bibliotekanauki.pl/articles/397881.pdf
Data publikacji:
2010
Wydawca:
Politechnika Łódzka. Wydział Mikroelektroniki i Informatyki
Tematy:
tryb prądowy
tryb napięciowy
uniwersalny filtr
tranzystor diamentowy
regulacje
pasożytnicze wpływy
current-mode
voltage mode
universal filter
diamond transistors
adjustabilities
parasitic influences
Opis:
The paper deals with the universal active filter design in current mode based on diamond transistors is presented. Circuit has abilities to work in high frequency range and adjustable features. All types of second order transfer functions are available. Theoretical assumptions are supported by simulation results in PSpice and by laboratory measurements. Impact of real substantial non-idealities caused by real active elements is discussed.
Źródło:
International Journal of Microelectronics and Computer Science; 2010, 1, 3; 316-325
2080-8755
2353-9607
Pojawia się w:
International Journal of Microelectronics and Computer Science
Dostawca treści:
Biblioteka Nauki
Artykuł
Wyświetlanie 1-15 z 21

Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies