- Tytuł:
- Partial Reconfiguration in the Field of Logic Controllers Design
- Autorzy:
-
Doligalski, M.
Bukowiec, A. - Powiązania:
- https://bibliotekanauki.pl/articles/227174.pdf
- Data publikacji:
- 2013
- Wydawca:
- Polska Akademia Nauk. Czytelnia Czasopism PAN
- Tematy:
-
HCfgPN
UML state machine diagram
Verilog
logic controller - Opis:
- The paper presents method for logic controllers multi context implementation by means of partial reconfiguration. The UML state machine diagram specifies the behaviour of the logic controller. Multi context functionality is specified at the specification level as variants of the composite state. Each composite state, both orthogonal or compositional, describes specific functional requirement of the control process. The functional decomposition provided by composite states is required by the dynamic partial reconfiguration flow. The state machines specified by UML state machine diagrams are transformed into hierarchical configurable Petri nets (HCfgPN). HCfgPN are a Petri nets variant with the direct support of the exceptions handling mechanism. The paper presents placesoriented method for HCfgPN description in Verilog language. In the paper proposed methodology was illustrated by means of simple industrial control process.
- Źródło:
-
International Journal of Electronics and Telecommunications; 2013, 59, 4; 351-356
2300-1933 - Pojawia się w:
- International Journal of Electronics and Telecommunications
- Dostawca treści:
- Biblioteka Nauki
Artykuł