Electrical Behaviour of Nanostructured Porous Silicon

The electrical behaviour of porous silicon layers has been investigated on one side of p-type silicon with various anodization currents, electrolytes, and times. Electron microscopy reveals the evolution of porous silicon layer morphology with variation in anodization time. In this work electrical conductivity of bulk silicon and porous layer which is formed by electrochemical etching is compared due to I-V measurements and calculation of activation energy. We have also studied the dependence of porous silicon conductivity on fabrication conditions. Also the effect of the temperature on conduction of porous silicon at different frequencies is investigated. At last dependence of capacitance on the temperature was probed at $10^2 - 10^5$ Hz frequency range.