A rapid design and verification of sigma delta modulators are presented at the systemlevel with high accuracy and computational efficiency. Sigma delta analog to digital converters showcased an excellent choice for low bandwidth applications from near DC tohigh bandwidth standard 5G applications. The conceptualization of the graphical userinterface (GUI) in the efficient selection of integrator weights has been proposed, whichsolves various tradeoffs between various abstraction levels. The sigma delta modulator of the 5th order is designed and simulated using the proposed design methodology of calculating integrator weights for targeted specifications. The efficiency of design explorationand optimum selection of integrator coefficients has been investigated on single loop architectures. Power and performance of the selected modulator has been verified in the timedomain behavioral simulation. The discrete time circuit technique has been adopted fordesign of distributed feedback, feed forward architectures and comparison of performancemetrics done between selected architectures. A huge design space is computed for the bestdesign parameters that offers ultra-low power and high performance. The proposed virtual instruments supported the methodology for designing delta sigma modulators at thesystem level achieving SNDR of 122 dB over a bandwidth of 5 kHz at a clock frequencyof 1 MHz.
Ta witryna wykorzystuje pliki cookies do przechowywania informacji na Twoim komputerze. Pliki cookies stosujemy w celu świadczenia usług na najwyższym poziomie, w tym w sposób dostosowany do indywidualnych potrzeb. Korzystanie z witryny bez zmiany ustawień dotyczących cookies oznacza, że będą one zamieszczane w Twoim komputerze. W każdym momencie możesz dokonać zmiany ustawień dotyczących cookies
Informacja
SZANOWNI CZYTELNICY!
UPRZEJMIE INFORMUJEMY, ŻE BIBLIOTEKA FUNKCJONUJE W NASTĘPUJĄCYCH GODZINACH:
Wypożyczalnia i Czytelnia Główna: poniedziałek – piątek od 9.00 do 19.00